Patents by Inventor Yakov Roizin
Yakov Roizin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11081613Abstract: A UV sensor includes a GaN stack including a low-resistance GaN layer formed over a nucleation layer, and a high-resistance GaN layer formed over the low-resistance GaN layer, wherein a 2DEG conductive channel exists at the upper surface of the high-resistance GaN layer. An AlGaN layer is formed over the upper surface of the high-resistance GaN layer. A source contact and a drain contact extend through the AlGaN layer and contact the upper surface of the high-resistance GaN layer (and are thereby electrically coupled to the 2DEG channel). A drain depletion region extends entirely from the upper surface of the high-resistance GaN layer to the low-resistance GaN layer under the drain contact. An electrical current between the source and drain contacts is a function of UV light received by the GaN stack. An electrode is connected to the low-resistance GaN layer to allow for electrical refresh of the UV sensor.Type: GrantFiled: August 8, 2019Date of Patent: August 3, 2021Assignee: Tower Semiconductor Ltd.Inventors: Yakov Roizin, Carmel Sahar, Victor Kairys, Ruth Shima-edelstein
-
Publication number: 20210119028Abstract: An electrostatically controlled sensor includes a GaN/AlGaN heterostructure having a 2DEG channel in the GaN layer. Source and drain contacts are electrically coupled to the 2DEG channel through the AlGaN layer. A gate dielectric is formed over the AlGaN layer, and gate electrodes are formed over the gate dielectric, wherein each gate electrode extends substantially entirely between the source and drain contacts, wherein the gate electrodes are separated by one or more gaps (which also extend substantially entirely between the source and drain contacts). Each of the one or more gaps defines a corresponding sensing area between the gate electrodes for receiving an external influence. A bias voltage is applied to the gate electrodes, such that regions of the 2DEG channel below the gate electrodes are completely depleted, and regions of the 2DEG channel below the one or more gaps in the direction from source to drain are partially depleted.Type: ApplicationFiled: October 16, 2019Publication date: April 22, 2021Inventors: Yakov Roizin, Victor Kairys, Ruth Shima-Edelstein
-
Publication number: 20210043793Abstract: A UV sensor includes a GaN stack including a low-resistance GaN layer formed over a nucleation layer, and a high-resistance GaN layer formed over the low-resistance GaN layer, wherein a 2DEG conductive channel exists at the upper surface of the high-resistance GaN layer. An AlGaN layer is formed over the upper surface of the high-resistance GaN layer. A source contact and a drain contact extend through the AlGaN layer and contact the upper surface of the high-resistance GaN layer (and are thereby electrically coupled to the 2DEG channel). A drain depletion region extends entirely from the upper surface of the high-resistance GaN layer to the low-resistance GaN layer under the drain contact. An electrical current between the source and drain contacts is a function of UV light received by the GaN stack. An electrode is connected to the low-resistance GaN layer to allow for electrical refresh of the UV sensor.Type: ApplicationFiled: August 8, 2019Publication date: February 11, 2021Inventors: Yakov Roizin, Carmel Sahar, Victor Kairys, Ruth Shima-edelstein
-
Patent number: 10840128Abstract: A method for manufacturing a semiconductor device, the method may include forming a first part of a hollow in first part of a first layer of the semiconductor device and coating a sidewall of the first part of the hollow with an etch stop material, wherein the forming of the first part of the hollow comprises performing at least one iteration of (i) anisotropic etching and (ii) deposition of the etch stop material; wherein when completed, the semiconductor device comprises a radio frequency (RF) circuit; forming a second part of the hollow in a second part of the first layer by performing isotropic etching that involves directing plasma through the first part of the hollow; wherein the second part of the hollow reaches either (a) a bottom of a second layer of the semiconductor device or (b) the RF circuit; and wherein at least a majority of the second part of the hollow is wider than at least a majority of the first part of the hollow.Type: GrantFiled: January 14, 2019Date of Patent: November 17, 2020Assignee: Tower Semiconductors Ltd.Inventors: Alex Sirkis, Alexey Heiman, Yakov Roizin
-
Patent number: 10788375Abstract: Some demonstrative embodiments include an apparatus of a temperature sensor to sense temperature, the apparatus including a first pad on a silicon substrate; a second pad on the silicon substrate; a silicon nanowire having a first end coupled to the first pad and a second end coupled to the second pad, the silicon nanowire configured to drive a current between the first pad and the second pad, the current depending at least on the temperature; and a charged dielectric layer covering at least three sides of the silicon nanowire.Type: GrantFiled: December 7, 2017Date of Patent: September 29, 2020Assignee: TOWER SEMICONDUCTOR LTD.Inventors: Yakov Roizin, Menachem Vofsy, Alexey Heiman, Yossi Rosenwaks, Klimentiy Shimanovich, Yhonatan Vaknin
-
Patent number: 10770586Abstract: A multi-layer SiN stressing stack (structure) including a thin lower SiN layer and a thick upper SiN layer is formed over NiSi silicide structures and functions to generate tensile channel stress in NMOS transistors. The lower SiN layer is formed directly on the silicided surfaces, and has a low hydrogen content and a relatively low residual stress. The upper SiN layer is then formed on the lower SiN layer using process parameters that produce a relatively high residual stress, and also cause the upper SiN material to have relatively high hydrogen content. The lower SiN layer functions as a barrier that prevents/minimizes hydrogen migration to the silicide structures, which prevents defects leading to NiSi failures. The upper SiN layer functions to generate desirable high tensile stress in the underlying NMOS channel region to enhance the mobility of channel electrons. In some embodiments other dielectric materials are used.Type: GrantFiled: February 4, 2018Date of Patent: September 8, 2020Assignee: Tower Semiconductor Ltd.Inventors: Alexey Heiman, Igor Aisenberg, Abed Qaddah, Yakov Roizin
-
Patent number: 10770573Abstract: For example, an Electrostatically Formed Nanowire (EFN) may include a source region; at least one drain region; a wire region configured to drive a current between the source and drain regions via a conductive channel; a first lateral-gate area extending along a first surface of the wire region between the source and drain regions; a second lateral-gate area extending along a second surface of the wire region between the source and drain regions; and a sensing area in opening in a backside of a silicon substrate under the wire region and the first and second lateral-gate areas, the sensing area configured to, in reaction to a predefined substance, cause a change in a conductivity of the conductive channel.Type: GrantFiled: September 20, 2018Date of Patent: September 8, 2020Assignees: TOWER SEMICONDUCTOR LTD., RAMOT AT TEL AVIV UNIVERSITY LTD.Inventors: Zohar Shaked, Yakov Roizin, Menachem Vofsy, Alexey Heiman, Yossi Rosenwaks, Klimentiy Shimanovich, Yhonatan Vaknin
-
Publication number: 20200273972Abstract: For example, an Electrostatically Formed Nanowire (EFN) may include a source region; at least one drain region; a wire region configured to drive a current between the source and drain regions via a conductive channel; a first lateral-gate area extending along a first surface of the wire region between the source and drain regions; a second lateral-gate area extending along a second surface of the wire region between the source and drain regions; and a sensing area in opening in a backside of a silicon substrate under the wire region and the first and second lateral-gate areas, the sensing area configured to, in reaction to a predefined substance, cause a change in a conductivity of the conductive channel.Type: ApplicationFiled: May 10, 2020Publication date: August 27, 2020Applicants: TOWER SEMICONDUCTOR LTD., RAMOT at Tel Aviv University Ltd.Inventors: Zohar Shaked, Yakov Roizin, Menachem Vofsy, Alexey Heiman, Yossi Rosenwaks, Klimentiy Shimanovich, Yhonatan Vaknin
-
Publication number: 20200227309Abstract: A method for manufacturing a semiconductor device, the method may include forming a first part of a hollow in first part of a first layer of the semiconductor device and coating a sidewall of the first part of the hollow with an etch stop material, wherein the forming of the first part of the hollow comprises performing at least one iteration of (i) anisotropic etching and (ii) deposition of the etch stop material; wherein when completed, the semiconductor device comprises a radio frequency (RF) circuit; forming a second part of the hollow in a second part of the first layer by performing isotropic etching that involves directing plasma through the first part of the hollow; wherein the second part of the hollow reaches either (a) a bottom of a second layer of the semiconductor device or (b) the RF circuit; and wherein at least a majority of the second part of the hollow is wider than at least a majority of the first part of the hollow.Type: ApplicationFiled: January 14, 2019Publication date: July 16, 2020Inventors: Alex Sirkis, Alexey Heiman, Yakov Roizin
-
Patent number: 10707120Abstract: An RF SOI device combines a triple-layer stressing stack and patterned low-k features (i.e., low-k polymer structures and/or air gap regions) disposed in pre-metal dielectric over the gate structures of NMOS transistors. The triple-layer stressing stack includes a thick SiN or oxynitride lower stressor layer that applies tensile stress in the channel regions of the NMOS transistors, a thin intermediate buffer layer, an upper etch-stop layer. After Metal-1 processing is completed, a special etching process is performed to define air gaps in the pre-metal dielectric over the NMOS gate structures using upper layer(s) of the triple-layer stressing stack as an etch stop to prevent damage to the stressor layer. A non-conformal dielectric material or an optional low-k dielectric material is then deposited in or over the air gaps to complete formation of the low-k features, and an optional capping or sealing layer is formed over the completed low-k features.Type: GrantFiled: April 3, 2019Date of Patent: July 7, 2020Assignee: Tower Semiconductor Ltd.Inventors: Bouhnik Yami, Nagar Magi, Barhum Liat, Alexey Heiman, Yakov Roizin
-
Publication number: 20200098906Abstract: For example, an Electrostatically Formed Nanowire (EFN) may include a source region; at least one drain region; a wire region configured to drive a current between the source and drain regions via a conductive channel; a first lateral-gate area extending along a first surface of the wire region between the source and drain regions; a second lateral-gate area extending along a second surface of the wire region between the source and drain regions; and a sensing area in opening in a backside of a silicon substrate under the wire region and the first and second lateral-gate areas, the sensing area configured to, in reaction to a predefined substance, cause a change in a conductivity of the conductive channel.Type: ApplicationFiled: September 20, 2018Publication date: March 26, 2020Inventors: Zohar Shaked, Yakov Roizin, Menachem Vofsy, Alexey Heiman, Yossi Rosenwaks, Klimentiy Shimanovich, Yhonatan Vaknin
-
Publication number: 20190245086Abstract: A multi-layer SiN stressing stack (structure) including a thin lower SiN layer and a thick upper SiN layer is formed over NiSi silicide structures and functions to generate tensile channel stress in NMOS transistors. The lower SiN layer is formed directly on the silicided surfaces, and has a low hydrogen content and a relatively low residual stress. The upper SiN layer is then formed on the lower SiN layer using process parameters that produce a relatively high residual stress, and also cause the upper SiN material to have relatively high hydrogen content. The lower SiN layer functions as a barrier that prevents/minimizes hydrogen migration to the silicide structures, which prevents defects leading to NiSi failures. The upper SiN layer functions to generate desirable high tensile stress in the underlying NMOS channel region to enhance the mobility of channel electrons. In some embodiments other dielectric materials are used.Type: ApplicationFiled: February 4, 2018Publication date: August 8, 2019Inventors: Alexey Heiman, Igor Aisenberg, Abed Qaddah, Yakov Roizin
-
Publication number: 20190178725Abstract: Some demonstrative embodiments include an apparatus of a temperature sensor to sense temperature, the apparatus including a first pad on a silicon substrate; a second pad on the silicon substrate; a silicon nanowire having a first end coupled to the first pad and a second end coupled to the second pad, the silicon nanowire configured to drive a current between the first pad and the second pad, the current depending at least on the temperature; and a charged dielectric layer covering at least three sides of the silicon nanowire.Type: ApplicationFiled: December 7, 2017Publication date: June 13, 2019Inventors: Yakov Roizin, Menachem Vofsy, Alexey Heiman, Yossi Rosenwaks, Klimentiy Shimanovich, Yhonatan Vaknin
-
Patent number: 10210526Abstract: An image sensor module that comprises a die, wherein the die comprises light sensors and optics; and wherein the optics comprises luminescent elements that represent die manufacturing information that is indicative of a manufacturing process of the die.Type: GrantFiled: April 19, 2015Date of Patent: February 19, 2019Assignees: TOWER SEMICONDUCTOR LTD., HILLBERRY GAT LTD.Inventors: Yakov Roizin, Viktor Goldovsky, Avi Strum, Yohanan Davidovich, Amos Fenigstein, Assaf Lahav, David Avner
-
Patent number: 10115584Abstract: A porous layer is described. The porous layer comprises a solidified sol-gel inorganic material having a distribution of nanometric voids, wherein at least some of nanometric voids are at least partially coated internally by carbon or a hydrophobic substance containing carbon.Type: GrantFiled: August 30, 2017Date of Patent: October 30, 2018Assignees: Ramot at Tel-Aviv University Ltd., Tower Semiconductor Ltd.Inventors: Simon Litsyn, Gil Rosenman, Amir Handelman, Yakov Roizin
-
Patent number: 10095909Abstract: A hybrid Micro-Electro-Mechanical-System-Floating-Gate (MEMS-FG) device includes an electrically isolated non-volatile memory (floating) structure including a polysilicon gate structure connected by a metal via to a fixed electrode, where the polysilicon gate structure also forms the gate of an NVM cell, and the fixed electrode forms part of a lever-type or membrane-type ohmic MEMS switch. An initial charge is written before each sensing operation onto the floating structure by way of the NVM cell. During each sensing operation, sensor data is effectively written directly onto the NVM cell by way of either maintaining or discharging the initial charge, where discharge of the initial charge occurs when a predetermined event (e.g., contact by a fingerprint ridge) produces an actuating force that biases a movable electrode of the MEMS switch against the fixed electrode. The sensor data is read out from the NVM cell after each sensing operation.Type: GrantFiled: March 8, 2017Date of Patent: October 9, 2018Assignees: Tower Semiconductor Ltd., Newport Fab LLCInventors: Yakov Roizin, Rassul Karabalin, David J. Howard
-
Patent number: 10083771Abstract: An electronic device is proposed. The electronic device comprises: at least one electronic component formed in a chip of semiconductor material; at least one radioisotope power source unit comprising a radioactive material. The at least one radioisotope power source unit is embedded in the chip of semiconductor material together with the at least one electronic component. Moreover, the at least one radioisotope power source unit is arranged for providing electric power to said at least one electronic component by absorbing particles emitted by said radioactive material comprised in the least one radioisotope power source unit.Type: GrantFiled: June 29, 2015Date of Patent: September 25, 2018Assignees: Tower Semiconductor LTD, Redcat Devices SRLInventors: Yakov Roizin, Cristiano Calligaro
-
Publication number: 20180260598Abstract: A hybrid Micro-Electro-Mechanical-System-Floating-Gate (MEMS-FG) device includes an electrically isolated non-volatile memory (floating) structure including a polysilicon gate structure connected by a metal via to a fixed electrode, where the polysilicon gate structure also forms the gate of an NVM cell, and the fixed electrode forms part of a lever-type or membrane-type ohmic MEMS switch. An initial charge is written before each sensing operation onto the floating structure by way of the NVM cell. During each sensing operation, sensor data is effectively written directly onto the NVM cell by way of either maintaining or discharging the initial charge, where discharge of the initial charge occurs when a predetermined event (e.g., contact by a fingerprint ridge) produces an actuating force that biases a movable electrode of the MEMS switch against the fixed electrode. The sensor data is read out from the NVM cell after each sensing operation.Type: ApplicationFiled: March 8, 2017Publication date: September 13, 2018Inventors: Yakov Roizin, Rassul Karabalin, David J. Howard
-
Patent number: 9991458Abstract: A method of fabricating a nanoshell is disclosed. The method comprises coating a nanometric core made of a first material by a second material, to form a core-shell nanostructure and applying non-chemical treatment to the core-shell nanostructure so as to at least partially remove the nanometric core, thereby fabricating a nanoshell. The disclosed nanoshell can be used in the fabrication of transistors, optical devices (such as CCD and CMOS sensors), memory devices and energy storage devices.Type: GrantFiled: May 21, 2013Date of Patent: June 5, 2018Assignees: Ramot at Tel-Aviv University Ltd., Tower Semiconductor Ltd.Inventors: Gil Rosenman, Simon Litsyn, Yakov Roizin
-
Patent number: 9984269Abstract: A solid-state fingerprint sensor including an array of pixels, each pixel including an electrically isolated NVM structure, a security NVM cell and a normally-open MEMS switch. The electrically isolated NVM structure includes a polycrystalline silicon gate structure connected by a metal via structure to a fixed electrode that forms part of the MEMS switch. Initial charges stored on the electrically isolated NVM structures before each sensing operation are discharged to ground by the MEMS switch when a fingerprint ridge is aligned with the pixel and produces an applied actuating force on the MEMs switch. Final pixel charge values (i.e., either the initial charge or no charge) stored on each electrically isolated NVM structure after each sensing operation are encrypted using security bits stored on the security NVM cells such that only encrypted image data is transmitted from the pixels to external circuitry.Type: GrantFiled: March 8, 2017Date of Patent: May 29, 2018Assignees: Tower Semiconductor Ltd., Newport Fab, LLCInventors: Yakov Roizin, Rassul Karabalin, David J. Howard