Patents by Inventor Yang LIN
Yang LIN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11952430Abstract: The present invention provides multispecific antigen-binding molecules that bind both a T-cell antigen (e.g., CD3) and a target antigen (e.g., a tumor associated antigen, a viral or bacterial antigen), and which include a single polypeptide chain that is multivalent (e.g., bivalent) with respect to T-cell antigen binding, and uses thereof.Type: GrantFiled: October 17, 2022Date of Patent: April 9, 2024Assignee: Regeneron Pharmaceuticals, Inc.Inventors: Lauric Haber, Jennifer A. Finney, Ryan McKay, Eric Smith, Chia-Yang Lin
-
Patent number: 11956275Abstract: In some examples, with respect to asymmetric-man-in-the-middle capture based application sharing protocol traffic recordation, a dynamic-link library that alters application programming interface calls with respect to communication between an application sharing protocol client and an application sharing protocol server may be injected into the application sharing protocol client. Based on the injected dynamic-link library, data from the communication between the application sharing protocol client and the application sharing protocol server may be ascertained. Further, based on the ascertained data, a test script may be generated to test operation of an application associated with the communication between the application sharing protocol client and the application sharing protocol server.Type: GrantFiled: October 11, 2018Date of Patent: April 9, 2024Assignee: Micro Focus LLCInventors: Yang Luo, Jian Zhang, Qian-Ru Zhai, Zhenbin Lin
-
Patent number: 11950771Abstract: The present invention provides a supporting hook structure, comprising a sleeve, a fixing rod, a first limit unit, a hook and a fixing device. The fixing rod is connected to the side surface of the sleeve. The hook body is connected to one end of the sleeve. The first limit unit is arranged on the side surface of the sleeve and adjacent to the hook body. The first limit unit makes the hook body rotates with the axis direction of the sleeve as a rotation axis. The fixing device is connected to the other end of the sleeve to fix the rotating position of the hook body. Through the above, the hook part enters the proximal thigh from a surgical entrance and the hook part rotates to make the hook part abut against the proximal femur to complete the positioning and fixation of the femur hook structure to the femur.Type: GrantFiled: August 16, 2021Date of Patent: April 9, 2024Assignee: UNITED ORTHOPEDIC CORPORATIONInventors: Yan-Shen Lin, Jiann-Jong Liau, Yu-Liang Liu, Teh-Yang Lin, Wen-Chuan Chen
-
Publication number: 20240113203Abstract: A method includes providing a fin extending from a substrate, the fin including a plurality of semiconductor channel layers, and where a gate is disposed over the fin. A first spacer layer is deposited over the gate and over the fin in a source/drain region. The first spacer layer has a first etch rate. A second spacer layer is deposited over the first spacer layer. The second spacer layer has a second etch rate less than the first etch rate. The plurality of semiconductor channel layers are removed from the source/drain region to form a trench having a funnel shape. After forming the trench, inner spacers are formed along a sidewall surface of the trench. In various embodiments, lateral sidewall surfaces of each semiconductor channel layer of the plurality of semiconductor channel layers is substantially free of an inner spacer material.Type: ApplicationFiled: January 25, 2023Publication date: April 4, 2024Inventors: Che-Lun CHANG, Wei-Yang LEE, Chia-Pin LIN
-
Publication number: 20240113201Abstract: Methods and structures for modulating an inner spacer profile include providing a fin having an epitaxial layer stack including a plurality of semiconductor channel layers interposed by a plurality of dummy layers. In some embodiments, the method further includes removing the plurality of dummy layers to form a first gap between adjacent semiconductor channel layers of the plurality of semiconductor channel layers. Thereafter, in some examples, the method includes conformally depositing a dielectric layer to substantially fill the first gap between the adjacent semiconductor channel layers. In some cases, the method further includes etching exposed lateral surfaces of the dielectric layer to form an etched-back dielectric layer that defines substantially V-shaped recesses. In some embodiments, the method further includes forming a substantially V-shaped inner spacer within the substantially V-shaped recesses.Type: ApplicationFiled: January 25, 2023Publication date: April 4, 2024Inventors: Chih-Ching WANG, Wei-Yang LEE, Bo-Yu LAI, Chung-I YANG, Sung-En LIN
-
Publication number: 20240113261Abstract: A micro light-emitting element including an epitaxial structure, an insulating layer, an electrode structure and a sacrificial layer is provided. The epitaxial structure includes a top surface and a side surface. The insulating layer is disposed on the top surface and the side surface of the epitaxial structure, and the insulating layer includes an opening. The electrode structure is disposed on the top surface of the epitaxial structure and extends through the opening of the insulating layer to be electrically connected to the epitaxial structure. The sacrificial layer is sandwiched between a surface of the insulating layer and the corresponding electrode structure. A micro light-emitting element display device is further provided.Type: ApplicationFiled: October 27, 2022Publication date: April 4, 2024Applicant: PlayNitride Display Co., Ltd.Inventors: You-Lin Peng, Fei-Hong Chen, Pai-Yang Tsai, Tzu-Yang Lin
-
Publication number: 20240111588Abstract: Intelligent process management is provided. A start time is determined for an additional process to be run on a worker node within a duration of a sleep state of a task of a process already running on the worker node by adding a first defined buffer time to a determined start time of the sleep state of the task. A backfill time is determined for the additional process by subtracting a second defined buffer time from a determined end time of the sleep state of the task. A scheduling plan is generated for the additional process based on the start time and the backfill time corresponding to the additional process. The scheduling plan is executed to run the additional process on the worker node according to the start time and the backfill time corresponding to the additional process.Type: ApplicationFiled: September 29, 2022Publication date: April 4, 2024Inventors: Jing Jing Wei, Yue Wang, Shu Jun Tang, Yang Kang, Yi Fan Wu, Qi Han Zheng, Jia Lin Wang
-
Patent number: 11946122Abstract: The present disclosure relates to a micron silver particle-reinforced 316L stainless steel matrix composite, including a 316L stainless steel matrix and silver particles uniformly distributed in the 316L stainless steel matrix. The silver particles have a weight 1% to 5% of the total weight of the composite; and the composite has a density of 7.9 g/cm3 to 8.2 g/cm3 and a relative density of more than 98%. The composite is prepared by the following method: mixing raw materials of a spherical silver powder and a spherical 316L stainless steel powder; subjecting a resulting mixture to mechanical ball milling to obtain a mixed powder; sieving the mixed powder and adding a resulting powder to a powder cylinder of an SLM forming machine; and charging an inert protective gas for printing to obtain the composite.Type: GrantFiled: July 23, 2020Date of Patent: April 2, 2024Assignee: NANJING UNIVERSITY OF AERONAUTICS AND ASTRONAUTICSInventors: Dongdong Gu, Kaijie Lin, Jingfeng Quan, Yamei Fang, Qing Ge, Jie Zhuang, Yang Liu, Weisong Dong, Pengjiang Shuai
-
Patent number: 11949043Abstract: A micro light-emitting diode is provided. The micro light-emitting diode includes a first-type semiconductor layer having a first doping type; a light-emitting layer over the first-type semiconductor layer; a first-type electrode over the first-type semiconductor layer; a second-type semiconductor layer having a second doping type over the light-emitting layer, wherein the second doping type is different from the first doping type; a second-type electrode over the second-type semiconductor layer; and a barrier layer under the first-type semiconductor layer and away from the first-type electrode and the second-type electrode, wherein the barrier layer includes a doped region having the second doping type.Type: GrantFiled: October 29, 2020Date of Patent: April 2, 2024Assignee: PLAYNITRIDE DISPLAY CO., LTD.Inventors: Yen-Chun Tseng, Tzu-Yang Lin, Jyun-De Wu, Fei-Hong Chen, Yi-Chun Shih
-
Publication number: 20240101633Abstract: The present disclosure provides interferon receptor agonists with improved safety profiles and therapeutic indices. The interferon receptor agonists are attenuated through masking and/or reduced receptor binding as compared to a wild-type interferon. IFN receptor agonists optionally further comprise a targeting moiety, e.g., a targeting moiety that recognizes a tumor- or immune cell-associated antigen and directs the interferon receptor agonist to a tumor site and/or tumor-reactive immune cells. The disclosure further provides pharmaceutical compositions comprising the interferon receptor agonists, and methods of use of the interferon receptor agonists in therapy, as well as nucleic acids encoding the interferon receptor agonists, recombinant cells that express the interferon receptor agonists and methods of producing the interferon receptor agonists.Type: ApplicationFiled: August 18, 2023Publication date: March 28, 2024Applicant: Regeneron Pharmaceuticals, Inc.Inventors: Eva-Maria WEICK, Nicolin BLOCH, Vidur GARG, Erica ULLMAN, Tong ZHANG, Chia-Yang LIN, Jiaxi WU, Eric Smith
-
Patent number: 11942358Abstract: The present disclosure describes a method of forming low thermal budget dielectrics in semiconductor devices. The method includes forming, on a substrate, first and second fin structures with an opening in between, filling the opening with a flowable isolation material, treating the flowable isolation material with a plasma, and removing a portion of the plasma-treated flowable isolation material between the first and second fin structures.Type: GrantFiled: March 12, 2021Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Mrunal Abhijith Khaderbad, Ko-Feng Chen, Zheng-Yong Liang, Chen-Han Wang, De-Yang Chiou, Yu-Yun Peng, Keng-Chu Lin
-
Patent number: 11942194Abstract: The present disclosure provides systems and methods for assessing a mental state of a subject in a single session or over multiple different sessions, using for example an automated module to present and/or formulate at least one query based in part on one or more target mental states to be assessed. The query may be configured to elicit at least one response from the subject. The query may be transmitted in an audio, visual, and/or textual format to the subject to elicit the response. Data comprising the response from the subject can be received. The data can be processed using one or more individual, joint, or fused models. One or more assessments of the mental state associated with the subject can be generated for the single session, for each of the multiple different sessions, or upon completion of one or more sessions of the multiple different sessions.Type: GrantFiled: February 14, 2022Date of Patent: March 26, 2024Assignee: Ellipsis Health, Inc.Inventors: Elizabeth E. Shriberg, Michael Aratow, Mainul Islam, Amir Hossein Harati Nejad Torbati, Tomasz Rutowski, David Lin, Yang Lu, Farshid Haque, Robert D. Rogers
-
Patent number: 11942447Abstract: The present disclosure describes a semiconductor structure having bonded wafers with storage layers and a method to bond wafers with storage layers. The semiconductor structure includes a first wafer including a first storage layer with carbon, a second wafer including a second storage layer with carbon, and a bonding layer interposed between the first and second wafers and in contact with the first and second storage layers.Type: GrantFiled: August 27, 2021Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: De-Yang Chiou, Fu-Ting Yen, Yu-Yun Peng, Keng-Chu Lin
-
Publication number: 20240094464Abstract: A semiconductor-on-insulator (SOI) structure and a method for forming the SOI structure. The method includes forming a first dielectric layer on a first semiconductor layer. A second semiconductor layer is formed over an etch stop layer. A cleaning solution is provided to a first surface of the first dielectric layer. The first dielectric layer is bonded under the second semiconductor layer in an environment having a substantially low pressure. An index guiding layer may be formed over the second semiconductor layer. A third semiconductor layer is formed over the second semiconductor layer. A distance between a top of the third semiconductor layer and a bottom of the second semiconductor layer varies between a maximum distance and a minimum distance. A planarization process is performed on the third semiconductor layer to reduce the maximum distance.Type: ApplicationFiled: January 3, 2023Publication date: March 21, 2024Inventors: Eugene I-Chun Chen, Kuan-Liang Liu, De-Yang Chiou, Yung-Lung Lin, Chia-Shiung Tsai
-
Publication number: 20240097067Abstract: A manufacturing method of an electronic element module is provided. The method includes: disposing a plurality of first micro-light-emitting diodes on a first temporary substrate; and replacing at least one defective micro-light-emitting diode of the first micro-light-emitting diodes with at least one second micro-light-emitting diode. The first micro-light-emitting diodes and at least one second micro-light-emitting diode are distributed on the first temporary substrate. The first micro-light-emitting diodes and at least one second micro-light-emitting diode have same properties, and at least one of the appearance difference, the height difference and the orientation difference exists between the first micro-light-emitting diodes and at least one second micro-light-emitting diode. A semiconductor structure and a display panel are also provided.Type: ApplicationFiled: December 4, 2023Publication date: March 21, 2024Applicant: PlayNitride Display Co., Ltd.Inventors: Bo-Wei Wu, Yu-Yun Lo, Chien-Chen Kuo, Chang-Feng Tsai, Tzu-Yang Lin
-
Publication number: 20240099086Abstract: A display may have an array of pixels. Display driver circuitry may supply data and control signals to the pixels. Each pixel may have seven transistors, a capacitor, and a light-emitting diode such as an organic light-emitting diode. The seven transistors may receive control signals using horizontal control lines. Each pixel may have first and second emission enable transistors that are coupled in series with a drive transistor and the light-emitting diode of that pixel. The first and second emission enable transistors may be coupled to a common control line or may be separately controlled so that on-bias stress can be effectively applied to the drive transistor. The display driver circuitry may have gate driver circuits that provide different gate line signals to different rows of pixels within the display. Different rows may also have different gate driver strengths and different supplemental gate line loading structures.Type: ApplicationFiled: November 17, 2023Publication date: March 21, 2024Inventors: Cheng-Ho Yu, Chin-Wei Lin, Shyuan Yang, Ting-Kuo Chang, Tsung-Ting Tsai, Warren S. Rieutort-Louis, Shih-Chang Chang, Yu Cheng Chen, John Z. Zhong
-
Patent number: 11935781Abstract: An integrated circuit (IC) structure includes a gate structure, a source epitaxial structure, a drain epitaxial structure, a front-side interconnection structure, a backside dielectric layer, and a backside via. The source epitaxial structure and the drain epitaxial structure are respectively on opposite sides of the gate structure. The front-side interconnection structure is on a front-side of the source epitaxial structure and a front-side of the drain epitaxial structure. The backside dielectric layer is on a backside of the source epitaxial structure and a backside of the drain epitaxial structure and has an air gap therein. The backside via extends through the backside dielectric layer to a first one of the source epitaxial structure and the drain epitaxial structure.Type: GrantFiled: July 28, 2022Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Che-Lun Chang, Wei-Yang Lee, Chia-Pin Lin, Yuan-Ching Peng
-
Publication number: 20240087945Abstract: Semiconductor processing apparatuses and methods are provided in which an electrostatic discharge (ESD) prevention layer is utilized to prevent or reduce ESD events from occurring between a semiconductor wafer and one or more components of the apparatuses. In some embodiments, a semiconductor processing apparatus includes a wafer handling structure that is configured to support a semiconductor wafer during processing of the semiconductor wafer. The apparatus further includes an ESD prevention layer on the wafer handling structure. The ESD prevention layer includes a first material and a second material, and the second material has an electrical conductivity that is greater than an electrical conductivity of the first material.Type: ApplicationFiled: November 21, 2023Publication date: March 14, 2024Inventors: Tsai-Hao HUNG, Ping-Cheng KO, Tzu-Yang LIN, Fang-Yu LIU, Cheng-Han WU
-
Publication number: 20240088291Abstract: A transistor includes an insulating layer, a source region, a drain region, a channel layer, a ferroelectric layer, and a gate electrode. The source region and the drain region are respectively disposed on and in physical contact with two opposite sidewalls of the insulating layer. A thickness of the source region, a thickness of the drain region, and a thickness of the insulating layer are substantially the same. The channel layer is disposed on the insulating layer, the source region, and the drain region. The ferroelectric layer is disposed over the channel layer. The gate electrode is disposed on the ferroelectric layer.Type: ApplicationFiled: November 15, 2023Publication date: March 14, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Chang Sun, Sheng-Chih Lai, Yu-Wei Jiang, Kuo-Chang Chiang, TsuChing Yang, Feng-Cheng Yang, Chung-Te Lin
-
Publication number: 20240089000Abstract: An optical fiber network device includes a fiber and a photonic integrated circuit. Fiber receives a first optical signal and transmits a second optical signal. A first wavelength of first optical signal is different from a second wavelength of second optical signal. Photonic integrated circuit includes a laser chip, a photodetector, a wavelength division multiplexing coupler, a first optical modulation element and a second optical modulation element. Laser chip is disposed on photonic integrated circuit, and is configured to generate first optical signal. Photodetector detects second optical signal. Wavelength division multiplexing coupler is configured to couple first optical signal to fiber, and receives second optical signal. First optical modulation element is coupled to wavelength division multiplexing coupler and laser chip, and is configured to modulate first optical signal.Type: ApplicationFiled: September 14, 2023Publication date: March 14, 2024Applicant: AuthenX Inc.Inventors: Sheng-Fu LIN, Po-Kuan SHEN, Chun-Chiang YEN, Yi-Ting LU, Jun-Rong CHEN, Jenq-Yang CHANG, Mao-Jen WU