Patents by Inventor Yanli Zhang
Yanli Zhang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140054664Abstract: A method of forming a trench structure that includes forming a metal containing layer on at least the sidewalls of a trench, and forming an undoped semiconductor fill material within the trench. The undoped semiconductor fill material and the metal containing layer are recessed to a first depth within the trench with a first etch. The undoped semiconductor fill material is then recessed to a second depth within the trench that is greater than a first depth with a second etch. The second etch exposes at least a sidewall portion of the metal containing layer. The trench is filled with a doped semiconductor containing material fill, wherein the doped semiconductor material fill is in direct contact with the at least the sidewall portion of the metal containing layer.Type: ApplicationFiled: November 4, 2013Publication date: February 27, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian W. Messenger, Paul C. Parries, Chengwen Pei, Geng Wang, Yanli Zhang
-
Patent number: 8652933Abstract: Disclosed is a method of forming a semiconductor device structure in a semiconductor layer. The method includes forming a first trench of a first width and a second trench of a second width in the semiconductor layer; depositing a layer of first material which conforms to a wall of the first trench but does not fill it and which fills the second trench; removing the first material from the first trench, the first material remaining in the second trench; depositing a second material into and filling the first trench and over a top of the first material in the second trench; and uniformly removing the second material from the top of the first material in the second trench, wherein the first trench is filled with the second material and the second trench is filled with the first material and wherein the first material is different from the second material.Type: GrantFiled: November 11, 2010Date of Patent: February 18, 2014Assignee: International Business Machines CorporationInventors: Paul C. Parries, Yanli Zhang
-
Patent number: 8654141Abstract: Techniques are described that can be used to provide color space conversion for images and video to a display color gamut space. Some techniques provide for accessing an sRGB gamut color table, determining a color conversion matrix based on the sRGB gamut color table and chromaticity values of RGBW primary and gamma stored in the display or associated with the display, applying color space conversion to the pixels for pixels using the color conversion matrix, and applying linear correction of pixels by applying a normalization factor to the color conversion matrix. In addition, some techniques provide analysis of content gamut with respect to display gamut in HSV space, adjustment in HSV space, and conversion back to RGB space before applying color space conversion.Type: GrantFiled: December 29, 2009Date of Patent: February 18, 2014Assignee: Intel CorporationInventors: Yanli Zhang, Akihiro Takagi, Sunil Jain
-
Publication number: 20140035064Abstract: Semiconductor structures and methods of manufacture are disclosed herein. Specifically, disclosed herein are methods of manufacturing a high-voltage metal-oxide-semiconductor field-effect transistor and respective structures. A method includes forming a field-effect transistor (FET) on a substrate in a FET region, forming a high-voltage FET (HVFET) on a dielectric stack over a over lightly-doped diffusion (LDD) drain in a HVFET region, and forming an NPN on the substrate in an NPN region.Type: ApplicationFiled: August 3, 2012Publication date: February 6, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William F. CLARK, JR., Qizhi LIU, John J. Pekarik, Yun SHI, Yanli ZHANG
-
Patent number: 8642423Abstract: A method of forming a trench structure that includes forming a metal containing layer on at least the sidewalls of a trench, and forming an undoped semiconductor fill material within the trench. The undoped semiconductor fill material and the metal containing layer are recessed to a first depth within the trench with a first etch. The undoped semiconductor fill material is then recessed to a second depth within the trench that is greater than a first depth with a second etch. The second etch exposes at least a sidewall portion of the metal containing layer. The trench is filled with a doped semiconductor containing material fill, wherein the doped semiconductor material fill is in direct contact with the at least the sidewall portion of the metal containing layer.Type: GrantFiled: November 30, 2011Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Brian W. Messenger, Paul C. Parries, Chengwen Pei, Geng Wang, Yanli Zhang
-
Publication number: 20130328950Abstract: A system, apparatus and method to reduce power consumption for displays is described. The method may include receiving image data comprising a plurality of color components, generating a histogram for each of the plurality of color components, and adjusting each of a plurality of light sources based on the histograms. The plurality of light sources may correspond to the plurality of color components. Other embodiments are described and claimed.Type: ApplicationFiled: August 12, 2013Publication date: December 12, 2013Inventors: Maximino Vasquez, Achintya Bhowmik, Yanli Zhang, Akihiro Takagi
-
Patent number: 8578192Abstract: Some embodiments describe techniques that relate to power efficient, high frequency displays with motion blur mitigation. In one embodiment, the refresh rate of a display device may be dynamically modified, e.g., to reduce power consumption and/or reduce motion blur. Other embodiments are also described.Type: GrantFiled: June 30, 2008Date of Patent: November 5, 2013Assignee: Intel CorporationInventors: Maximino Vasquez, Akihiro Takagi, Yanli Zhang, Achintya K. Bhowmik
-
Publication number: 20130278616Abstract: Systems, devices and methods are described including determining a display type and a display mode, preparing stereoscopic image content in response to the display mode, where preparing the stereoscopic image content includes storing a full resolution left image and a full resolution right image in memory, and determining a display refresh rate in response to at least a content frame rate of the stereoscopic image content. The stereoscopic image content may then be processed for display according to the display type, the display refresh rate, and a power policy.Type: ApplicationFiled: December 16, 2011Publication date: October 24, 2013Inventor: Yanli Zhang
-
Patent number: 8552532Abstract: Vertical bipolar junction structures, methods of manufacture and design structures. The method includes forming one or more sacrificial structures for a bipolar junction transistor (BJT) in a first region of a chip. The method includes forming a mask over the one or more sacrificial structures. The method further includes etching an opening in the mask, aligned with the one or more sacrificial structures. The method includes forming a trench through the opening and extending into diffusion regions below the one or more sacrificial structures. The method includes forming a base region of the BJT by depositing an epitaxial material in the trench, in contact with the diffusion regions. The method includes forming an emitter contact by depositing a second epitaxial material on the base region within the trench. The epitaxial material for the emitter region is of an opposite dopant type than the epitaxial material of the base region.Type: GrantFiled: January 4, 2012Date of Patent: October 8, 2013Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., John J. Pekarik, Yun Shi, Yanli Zhang
-
Publication number: 20130248974Abstract: A NAND device has at least a 3×3 array of vertical NAND strings in which the control gate electrodes are continuous in the array and do not have an air gap or a dielectric filled trench in the array. The NAND device is formed by first forming a lower select gate level having separated lower select gates, then forming plural memory device levels containing a plurality of NAND string portions, and then forming an upper select gate level over the memory device levels having separated upper select gates.Type: ApplicationFiled: January 30, 2013Publication date: September 26, 2013Applicant: SANDISK TECHNOLOGIES, INC.Inventors: Johann ALSMEIER, Raghuveer S. MAKALA, Xiying COSTA, Yanli ZHANG
-
Publication number: 20130168822Abstract: Vertical bipolar junction structures, methods of manufacture and design structures. The method includes forming one or more sacrificial structures for a bipolar junction transistor (BJT) in a first region of a chip. The method includes forming a mask over the one or more sacrificial structures. The method further includes etching an opening in the mask, aligned with the one or more sacrificial structures. The method includes forming a trench through the opening and extending into diffusion regions below the one or more sacrificial structures. The method includes forming a base region of the BJT by depositing an epitaxial material in the trench, in contact with the diffusion regions. The method includes forming an emitter contact by depositing a second epitaxial material on the base region within the trench. The epitaxial material for the emitter region is of an opposite dopant type than the epitaxial material of the base region.Type: ApplicationFiled: January 4, 2012Publication date: July 4, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William F. CLARK, JR., John J. PEKARIK, Yun SHI, Yanli ZHANG
-
Publication number: 20130134491Abstract: A method of forming a trench structure that includes forming a metal containing layer on at least the sidewalls of a trench, and forming an undoped semiconductor fill material within the trench. The undoped semiconductor fill material and the metal containing layer are recessed to a first depth within the trench with a first etch. The undoped semiconductor fill material is then recessed to a second depth within the trench that is greater than a first depth with a second etch. The second etch exposes at least a sidewall portion of the metal containing layer. The trench is filled with a doped semiconductor containing material fill, wherein the doped semiconductor material fill is in direct contact with the at least the sidewall portion of the metal containing layer.Type: ApplicationFiled: November 30, 2011Publication date: May 30, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian W. Messenger, Paul C. Parries, Chengwen Pei, Geng Wang, Yanli Zhang
-
Publication number: 20130113694Abstract: In some embodiments, a display device may include a flat panel display a controller coupled to the flat panel display. The controller may be configured to determine an operating mode for the flat panel display among a plurality of operating modes including at least a first operating mode and a second operating mode. In the first operating mode, the controller may set the flat panel display to utilize a first frame rate and a first inversion mode to save power. In the second operating mode, the controller may set the flat panel display to utilize a second frame rate, a second inversion mode, and black frame insertion to improve image quality. The second frame rate may be faster than the first frame rate. The second inversion mode and black frame insertion may be mutually configured to maintain a DC balanced operation of the flat panel display. Other embodiments are disclosed and claimed.Type: ApplicationFiled: December 28, 2012Publication date: May 9, 2013Inventors: Akihiro Takagi, Cheng-Shih Chin, Yanli Zhang, Maximino Vasquez
-
Patent number: 8395217Abstract: A semiconductor device structure having an isolation region and method of manufacturing the same are provided. The semiconductor device structure includes a silicon-on-insulator (SOI) substrate. A plurality of gates is formed on the SOI substrate. The semiconductor device structure further includes trenches having sidewalls, formed between each of the plurality of gates. The semiconductor device structure further includes an epitaxial lateral growth layer formed in the trenches. The epitaxial lateral growth layer is grown laterally from the opposing sidewalls of the trenches, so that the epitaxial lateral growth layer encloses a portion of the trenches extended into the SOI substrate. The epitaxial lateral growth layer is formed in such way that it includes an air gap region overlying a buried dielectric layer of the SOI substrate.Type: GrantFiled: October 27, 2011Date of Patent: March 12, 2013Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Joseph Ervin, Jeffrey B. Johnson, Pranita Kulkarni, Kevin McStay, Paul C. Parries, Chengwen Pei, Geng Wang, Yanli Zhang
-
Publication number: 20130032859Abstract: A pair of horizontal-step-including trenches are formed in a semiconductor layer by forming a pair of first trenches having a first depth around a gate structure on the semiconductor layer, forming a disposable spacer around the gate structure to cover proximal portions of the first trenches, and by forming a pair of second trenches to a second depth greater than the first depth. The disposable spacer is removed, and selective epitaxy is performed to form an integrated epitaxial source and source extension region and an integrated epitaxial drain and drain extension region. A replacement gate structure can be formed after deposition and planarization of a planarization dielectric layer and subsequent removal of the gate structure and laterally expand the gate cavity over expitaxial source and drain extension regions. Alternately, a contact-level dielectric layer can be deposited directly on the integrated epitaxial regions and contact via structures can be formed therein.Type: ApplicationFiled: August 4, 2011Publication date: February 7, 2013Applicant: International Business Machines CorporationInventors: Chengwen Pei, Geng Wang, Yanli Zhang
-
Patent number: 8358260Abstract: A display device may include a flat panel display, and a controller coupled to the flat panel display. The controller may be configured to determine an operating mode for the flat panel display among a plurality of operating modes including at least a first operating mode and a second operating mode. In the first operating mode, the controller may set the flat panel display to utilize a first frame rate and a first inversion mode to save power. In the second operating mode, the controller may set the flat panel display to utilize a second frame rate, a second inversion mode, and a black frame insertion to improve image quality. The second frame rate may be faster than the first frame rate. The second inversion mode and black frame insertion may be mutually configured to maintain a DC balanced operation of the flat panel display.Type: GrantFiled: April 6, 2009Date of Patent: January 22, 2013Assignee: Intel CorporationInventors: Akihiro Takagi, Cheng-Shih Chin, Yanli Zhang, Maximino Vasquez
-
Patent number: 8299515Abstract: Aspects of the invention provide for methods of forming a deep trench capacitor structure. In one embodiment, aspects of the invention include a method of forming a deep trench capacitor structure, including: forming a deep trench within a semiconductor substrate; depositing a first liner within the deep trench; filling a lower portion of the deep trench with a filler material; depositing a second liner within an upper portion of the deep trench; removing the filler material, such that the lower portion of the deep trench includes only the first liner and the upper portion of the deep trench includes the first liner and the second liner; forming a high doped region around the lower portion of the deep trench; and removing the first liner within the lower portion of the deep trench and the second liner within the upper portion of the deep trench.Type: GrantFiled: February 8, 2011Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Joseph E. Ervin, Yanli Zhang
-
Publication number: 20120199945Abstract: Aspects of the invention provide for methods of forming a deep trench capacitor structure. In one embodiment, aspects of the invention include a method of forming a deep trench capacitor structure, including: forming a deep trench within a semiconductor substrate; depositing a first liner within the deep trench; filling a lower portion of the deep trench with a filler material; depositing a second liner within an upper portion of the deep trench; removing the filler material, such that the lower portion of the deep trench includes only the first liner and the upper portion of the deep trench includes the first liner and the second liner; forming a high doped region around the lower portion of the deep trench; and removing the first liner within the lower portion of the deep trench and the second liner within the upper portion of the deep trench.Type: ApplicationFiled: February 8, 2011Publication date: August 9, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph E. Ervin, Yanli Zhang
-
Patent number: 8236632Abstract: An FET structure on a semiconductor substrate which includes forming recesses for a source and a drain of the gate structure on a semiconductor substrate, halo implanting regions through the bottom of the source and drain recesses, the halo implanted regions being underneath the gate stack, implanting junction butting at the bottom of the source and drain recesses, and filling the source and drain recesses with a doped epitaxial material. In exemplary embodiments, the semiconductor substrate is a semiconductor on insulator substrate including a semiconductor layer on a buried oxide layer. In exemplary embodiments, the junction butting and halo implanted regions are in contact with the buried oxide layer. In other exemplary embodiments, there is no junction butting. In exemplary embodiments, halo implants implanted to a lower part of the FET body underneath the gate structure provide higher doping level in lower part of the FET body to reduce body resistance, without interfering with FET threshold voltage.Type: GrantFiled: October 7, 2010Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: David M. Fried, Jeffrey B. Johnson, Kevin McStay, Paul C. Parries, Chengwen Pei, Gan Wang, Geng Wang, Yanli Zhang
-
Patent number: 8232162Abstract: A method of forming a deep trench structure for a semiconductor device includes forming a mask layer over a semiconductor substrate. An opening in the mask layer is formed by patterning the mask layer, and a deep trench is formed in the semiconductor substrate using the patterned opening in the mask layer. A sacrificial fill material is formed over the mask layer and into the deep trench. A first portion of the sacrificial fill material is recessed from the deep trench and a first dopant implant forms a first doped region in the semiconductor substrate. A second portion of the sacrificial fill material is recessed from the deep trench and a second dopant implant forms a second doped region in the semiconductor substrate, wherein the second doped region is formed underneath the first doped region such that the second doped region and the first doped region are contiguous with each other.Type: GrantFiled: September 13, 2010Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Joseph Ervin, Chengwen Pei, Ravi M. Todi, Geng Wang, Yanli Zhang