Patents by Inventor Yasuaki Iwase

Yasuaki Iwase has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 6992933
    Abstract: A method of verifying programming of a nonvolatile memory cell to a desired state, the method comprising the steps of: selecting first and second references respectively corresponding to first and second voltages; applying a programming voltage to the memory cell; sensing a threshold voltage level of the memory cell; and comparing the sensed threshold voltage level with the first and second references and, in the case where the threshold voltage level is higher than the first reference and lower than the second reference, indicating that the memory cell is programmed into the desired state, wherein the nonvolatile memory cell includes a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region formed below the gate electrode, a source and a drain as diffusion regions formed on both sides of the channel region and having a conductive type opposite to that of the channel region, and memory functional units formed on both sides of the gate electrode and having the function of re
    Type: Grant
    Filed: May 19, 2004
    Date of Patent: January 31, 2006
    Assignee: Sharp Kabushiki Kaisha
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20050001262
    Abstract: A semiconductor storage device is provided with a gate electrode, a semiconductor layer, a gate insulating film sandwiched between the gate electrode and the semiconductor layer, a channel region under the gate electrode, diffusion regions provided respectively on two sides of the channel regions and being of the other conductivity region than the channel region, memory elements 1 provided respectively on two sides of the gate electrode and having a function of holding charges, and a word line driver circuit, in which the CMOS technique is used. The driver circuit includes a common node for supplying a potential for activating an output inverter for driving a row word line. While the semiconductor storage device is in a read mode, a CMOS inverter other than the output inverter controls a signal at the common node, the CMOS inverter connected to a read input line.
    Type: Application
    Filed: May 19, 2004
    Publication date: January 6, 2005
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20050002258
    Abstract: There is provided a semiconductor storage device and portable electronic equipment including a nonvolatile memory element that can easily be miniaturized. The semiconductor storage device includes a memory cell array 21 in which a plurality of memory elements 1 are arranged and a write state machine 32. The memory element 1 includes a gate electrode 104 formed on a semiconductor layer 102 via a gate insulator 103, a channel region arranged below the gate electrode 104, diffusion regions 107a, 107b that are located on both sides of the channel region and have a conductive type opposite to that of the channel region and memory function bodies 109 that are located on both sides of the gate electrode 104 and have a function to retain electric charge. The write state machine 32 can selectively prevent program and erase of data in the memory elements within a predetermined range.
    Type: Application
    Filed: May 19, 2004
    Publication date: January 6, 2005
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20050002263
    Abstract: A writing control system providing high-speed writing to a nonvolatile semiconductor storage device, includes (a) a plurality of memory elements each having: a gate electrode provided on a semiconductor layer with an intervening gate insulating film; a channel region provided beneath the gate electrode; a diffusion region provided on both sides of the channel region, having an opposite polarity to the channel region; and a memory functioning member, provided on both sides of the gate electrode, having a function of holding electric charges, (b) a memory array including a page buffer circuit, and (c) CPU controlling writing to the memory array. The CPU loads a first plane of the page buffer circuit with a first byte of data and writes with the first byte of data stored in the first plane.
    Type: Application
    Filed: May 19, 2004
    Publication date: January 6, 2005
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20040268027
    Abstract: A semiconductor memory device includes a page buffer circuit and an arrangement of memory elements each including: a gate electrode provided on a semiconductor layer with an intervening gate insulating film; a channel region provided beneath the gate electrode; a diffusion area provided on both sides of the channel region, having an opposite polarity to the channel region; and a memory functioning member provided on both sides of the gate electrodes, having a function of storing electric charge. The page buffer circuit provides a common resource shared between a memory array controller and a user. The page buffer circuit has two planes containing random access memory arrays. The page buffer circuit also includes a mode control section to facilitate access to the planes over a main bus in user mode and access to the planes by the memory array controller in memory control mode.
    Type: Application
    Filed: May 19, 2004
    Publication date: December 30, 2004
    Inventors: Yoshifumi Yaoi, Yasuaki Iwase, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20040233729
    Abstract: A semiconductor memory device includes a controller for programming a nonvolatile memory cell by applying a first pulse so that a first amount of charge which is smaller than a target amount of charge is accumulated in the nonvolatile memory cell, a second pulse train of pulses so that a second amount of charge which is smaller than the target amount of charge and larger than the first amount of charge is accumulated in the nonvolatile memory cell, a third pulse train of pulses so that a third amount of charge which falls within an allowable error range of the target amount of charge is accumulated in the nonvolatile memory cell.
    Type: Application
    Filed: May 18, 2004
    Publication date: November 25, 2004
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20040233725
    Abstract: A method for programming a nonvolatile memory cell includes the steps of: applying a first pulse to a nonvolatile memory cell to accumulate a first amount of charge which is smaller than a target amount of charge; in the case where the accumulated first amount of charge is smaller than a second amount of charge, applying a second pulse train to the nonvolatile memory cell, so that charges in an amount close to the second amount of charge are accumulated in the nonvolatile memory cell; when the nonvolatile memory cell is determined as retaining charges larger than the second amount of charge, applying a third pulse train until charges within an allowable error range of the target amount of charge is stored in the memory cell.
    Type: Application
    Filed: May 18, 2004
    Publication date: November 25, 2004
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20040233726
    Abstract: A programming verification method of verifying programming of a nonvolatile memory cell, the method comprising at least the steps of: selecting first, second, . . . and n-th references corresponding to first, second, . . . and n-th threshold voltages specifying lower limit values of states 1, 2, . . .
    Type: Application
    Filed: May 19, 2004
    Publication date: November 25, 2004
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20040233713
    Abstract: A semiconductor memory device includes: a plurality of nonvolatile memory cells; a first load cell for generating a read voltage relative to a read current during reading from a selected nonvolatile memory cell; a reference cell for storing a reference state corresponding to a reference current of the selected nonvolatile memory cell; a second load cell for generating a voltage based on the reference current through the reference cell; and a programming circuit for generating a reference voltage equal to a voltage obtained from a specific current-voltage characteristic of the first load cell with respect to the reference current and programming the reference cell so as to equalize the voltage of the second load cell with the reference voltage, thereby to compensate for variations in the first load cell.
    Type: Application
    Filed: May 18, 2004
    Publication date: November 25, 2004
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20040233719
    Abstract: A semiconductor memory device comprising: (A) a global line; (B) a memory array having (i) a local line, (ii) a decoder connected to the global line and the local line, and (iii) a memory block and a redundant block each constructed by a plurality of memory cells each having a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region disposed below the gate electrode, a diffusion region disposed on both sides of the channel region and having a conductive type opposite to that of the channel region, and a memory functional unit formed on both sides of the gate electrode and having the function of retaining charges, the memory array having the function that when the decoder is usable, the global line is selectively connected to one of the local lines in accordance with address information and, when a defective block is included in the memory blocks and the decoder is unusable, the local line is separated from the global line and the defective block is replaced with the redundan
    Type: Application
    Filed: May 18, 2004
    Publication date: November 25, 2004
    Inventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Masaru Nawaki, Yasuaki Iwase, Yoshinao Morikawa
  • Publication number: 20040233727
    Abstract: A method of verifying programming of a nonvolatile memory cell to a desired state, the method comprising the steps of: selecting first and second references respectively corresponding to first and second voltages; applying a programming voltage to the memory cell; sensing a threshold voltage level of the memory cell; and comparing the sensed threshold voltage level with the first and second references and, in the case where the threshold voltage level is higher than the first reference and lower than the second reference, indicating that the memory cell is programmed into the desired state, wherein the nonvolatile memory cell includes a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region formed below the gate electrode, a source and a drain as diffusion regions formed on both sides of the channel region and having a conductive type opposite to that of the channel region, and memory functional units formed on both sides of the gate electrode and having the function of re
    Type: Application
    Filed: May 19, 2004
    Publication date: November 25, 2004
    Inventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
  • Publication number: 20040160828
    Abstract: A semiconductor memory device including: a memory cell having a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region disposed below the gate electrode, a diffusion region disposed on both sides of the channel region and having a conductive type opposite to that of the channel region, and memory functional units formed on both sides of the gate electrode and having a function of retaining charges; and an amplifier, the memory cell and the amplifier being connected to each other so that an output of the memory cell is inputted to the amplifier.
    Type: Application
    Filed: February 11, 2004
    Publication date: August 19, 2004
    Inventors: Hiroshi Iwata, Akihide Shibata, Yoshifumi Yaoi, Yasuaki Iwase, Masaru Nawaki, Yoshinao Morikawa, Kenichi Tanaka
  • Patent number: 5771208
    Abstract: A semiconductor device which is capable of storing n-bits in a unit cell by providing said cell with a set of 2.sup.n -1 (n.gtoreq.2) word-lines and switching means connected or not connected to one of the word-lines and by reading data from a unit cell on the basis of an address designated by an activated word-line and a change of a signal in a bit-line according to the activated word-line.
    Type: Grant
    Filed: February 20, 1997
    Date of Patent: June 23, 1998
    Assignee: Sharp Kabushiki Kaisha
    Inventors: Yasuaki Iwase, Yuichi Sato