Patents by Inventor Yen-Hao Chen
Yen-Hao Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11965237Abstract: A system and a method for detecting abnormality of a thin-film deposition process are provided. In the method, a thin-film is deposited on a substrate in a thin-film deposition chamber by using a target, a dimension of a collimator mounted between the target and the substrate is scanned by using at least one sensor disposed in the thin-film deposition chamber to derive an erosion profile of the target, and abnormality of the thin-film deposition process is detected by analyzing the erosion profile with an analysis model trained with data of a plurality of erosion profiles derived under a plurality of deposition conditions.Type: GrantFiled: November 13, 2020Date of Patent: April 23, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Hao Cheng, Hsuan-Chih Chu, Yen-Yu Chen
-
Publication number: 20240119283Abstract: A method of performing automatic tuning on a deep learning model includes: utilizing an instruction-based learned cost model to estimate a first type of operational performance metrics based on a tuned configuration of layer fusion and tensor tiling; utilizing statistical data gathered during a compilation process of the deep learning model to determine a second type of operational performance metrics based on the tuned configuration of layer fusion and tensor tiling; performing an auto-tuning process to obtain a plurality of optimal configurations based on the first type of operational performance metrics and the second type of operational performance metrics; and configure the deep learning model according to one of the plurality of optimal configurations.Type: ApplicationFiled: October 6, 2023Publication date: April 11, 2024Applicant: MEDIATEK INC.Inventors: Jui-Yang Hsu, Cheng-Sheng Chan, Jen-Chieh Tsai, Huai-Ting Li, Bo-Yu Kuo, Yen-Hao Chen, Kai-Ling Huang, Ping-Yuan Tseng, Tao Tu, Sheng-Je Hung
-
Patent number: 11953839Abstract: In a method of cleaning a lithography system, during idle mode, a stream of air is directed, through a first opening, into a chamber of a wafer table of an EUV lithography system. One or more particles is extracted by the directed stream of air from surfaces of one or more wafer chucks in the chamber of the wafer table. The stream of air and the extracted one or more particle are drawn, through a second opening, out of the chamber of the wafer table.Type: GrantFiled: December 5, 2022Date of Patent: April 9, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Yu Tu, Shao-Hua Wang, Yen-Hao Liu, Chueh-Chi Kuo, Li-Jui Chen, Heng-Hsin Liu
-
Patent number: 11935757Abstract: A method of manufacturing a semiconductor device includes forming a first layer of a first planarizing material over a patterned surface of a substrate, forming a second layer of a second planarizing material over the first planarizing layer, crosslinking a portion of the first planarizing material and a portion of the second planarizing material, and removing a portion of the second planarizing material that is not crosslinked. In an embodiment, the method further includes forming a third layer of a third planarizing material over the second planarizing material after removing the portion of the second planarizing material that is not crosslinked. The third planarizing material can include a bottom anti-reflective coating or a spin-on carbon, and an acid or an acid generator. The first planarizing material can include a spin-on carbon, and an acid, a thermal acid generator or a photoacid generator.Type: GrantFiled: April 10, 2023Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yen-Hao Chen, Wei-Han Lai, Ching-Yu Chang, Chin-Hsiang Lin
-
Publication number: 20240087915Abstract: A bonding tool includes a gas supply line that may extend directly between valves associated with one or more gas supply tanks and a processing chamber such that gas supply line is uninterrupted without any intervening valves or other types of structures that might otherwise cause a pressure buildup in the gas supply line between the processing chamber and the valves associated with the one or more gas supply tanks. The pressure in the gas supply line may be maintained at or near the pressure in the processing chamber so that gas provided to the processing chamber through the gas supply line does not cause a pressure imbalance in the processing chamber, which might otherwise cause early or premature contact between semiconductor substrates that are to be bonded in the processing chamber.Type: ApplicationFiled: November 22, 2023Publication date: March 14, 2024Inventors: Yen-Hao HUANG, Chun-Yi CHEN, I-Shi WANG, Yin-Tun CHOU, Yuan-Hsin CHI, Sheng-Yuan LIN
-
Patent number: 11923886Abstract: An antenna device and a method for configuring the same are provided. The antenna device includes a grounding metal, a grounding part, a radiating part, a feeding part, a proximity sensor, and a sensing metal. The radiating part is electrically connected to the grounding metal through the grounding part. The feeding part is coupled to the grounding metal through a feeding point. The sensing metal is electrically connected to the proximity sensor. The sensing metal is separated from the radiating part at a distance. The distance is less than or equal to one thousandth of a wavelength corresponding to an operating frequency of the antenna device.Type: GrantFiled: August 27, 2021Date of Patent: March 5, 2024Assignee: COMPAL ELECTRONICS, INC.Inventors: Jhih-Ciang Chen, Shih-Chia Liu, Yen-Hao Yu, Li-Chun Lee, Yan-Ming Lin, Jui-Hung Lai
-
Patent number: 11920237Abstract: The present disclosure provides a multifunction chamber having a multifunctional shutter disk. The shutter disk includes a lamp device, a DC/RF power device, and a gas line on one surface of the shutter disk. With this configuration, simplifying the chamber type is possible as the various specific, dedicated chambers such as a degas chamber, a pre-clean chamber, a CVD/PVD chamber are not required. By using the multifunctional shutter disk, the degassing function and the pre-cleaning function are provided within a single chamber. Accordingly, a separate degas chamber and a pre-clean chamber are no longer required and the overall transfer time between chambers is reduced or eliminated.Type: GrantFiled: July 20, 2022Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Hao Cheng, Yen-Yu Chen, Yi-Ming Dai
-
Publication number: 20240029937Abstract: A magnetic assembly including a first magnetic core, a second magnetic core, a wire frame, multiple block magnetic cores, and a wire wrap is provided. The second magnetic core is assembled with the first magnetic core. The wire frame is disposed between the first magnetic core and the second magnetic core. The wire frame includes multiple accommodating spaces that are separated from each other, arranged at equal intervals, and have the same size. The block magnetic cores are respectively placed and fixed in the accommodating spaces of the wire frame in a drawer-like manner. The wire wrap is disposed around the wire frame, so as to wrap a part of the wire frame and the block magnetic cores in the wire wrap.Type: ApplicationFiled: August 30, 2022Publication date: January 25, 2024Applicant: Elytone Electronic Co. LtdInventors: Yen-Hao Chen, Te-Fang Chao
-
Publication number: 20230411345Abstract: A bonded assembly including a first structure and a second structure is provided. The first structure includes first metallic connection structures surrounded of which a passivation dielectric layer includes openings therein, and first metallic bump structures having a respective first horizontal bonding surface segment that is vertically recessed from a first horizontal plane including a distal horizontal surface of the passivation dielectric layer. The second structure includes second metallic bump structures having a respective second horizontal bonding surface segment that protrudes toward the first structure. The first metallic bump structures is bonded to the second metallic bump structures through solder material portions.Type: ApplicationFiled: June 10, 2022Publication date: December 21, 2023Inventors: Han-Hsiang Huang, Yen-Hao Chen, Chien-Sheng Chen, Shin-Puu Jeng
-
Publication number: 20230384673Abstract: Manufacturing method includes forming photoresist layer including photoresist composition over substrate. Photoresist composition includes: photoactive compound, polymer, crosslinker. The polymer structure A1, A2, A3 independently C1-C30 aryl, alkyl, cycloalkyl, hydroxylalkyl, alkoxy, alkoxyl alkyl, acetyl, acetylalkyl, carboxyl, alkyl carboxyl, cycloalkyl carboxyl, hydrocarbon ring, heterocyclic, chain, ring, 3-D structure; R1 is C4-C15 chain, cyclic, 3-D structure alkyl, cycloalkyl, hydroxylalkyl, alkoxy, or alkoxyl alkyl; proportion of x, y, and z in polymer is 0?x/(x+y+z)?1, 0?y/(x+y+z)?1, and 0?z/(x+y+z)?1, x, y, and z all not 0 for same polymer.Type: ApplicationFiled: August 9, 2023Publication date: November 30, 2023Inventors: Yen-Hao CHEN, Wei-Han LAI, Ching-Yu CHANG
-
Publication number: 20230352428Abstract: A semiconductor structure includes a semiconductor die containing an array of first bonding structures. Each of the first bonding structures includes a first metal pad located within a dielectric material layer and a basin-shaped underbump metallization (UBM) pad located within a respective opening in a passivation dielectric layer and contacting the first metal pad. An interposer includes an array of second bonding structures, wherein each of the second bonding structures includes an underbump metallization (UBM) pillar having a respective cylindrical shape. The semiconductor die is bonded to the interposer through an array of solder material portions that are bonded to a respective one of the first-type bonding structures and to a respective one of the second-type bonding structures.Type: ApplicationFiled: April 28, 2022Publication date: November 2, 2023Inventors: Yen-Hao Chen, Han-Hsiang Huang, Yu-Sheng Lin, Chien-Sheng Chen, Shin-Puu Jeng
-
Method for flattening impedance of power delivery network by means of selecting decoupling capacitor
Patent number: 11735921Abstract: A method for flattening an impedance of a power delivery network includes capturing a set of impedance parameters, obtaining an impedance of the power delivery network according to the set of impedance parameters, defining a target impedance, performing an importance calculation to determine a port, obtaining an intersection frequency according to the target impedance and the impedance of the power delivery network, selecting a decoupling capacitor according to the intersection frequency, and disposing the decoupling capacitor at the port. The method can reduce the impedance of the power delivery network to the target impedance and flatten the impedance to avoid the rogue wave phenomenon.Type: GrantFiled: June 18, 2021Date of Patent: August 22, 2023Assignees: Inventec (Pudong) Technology Corp., Inventec CorporationInventors: Yen-Hao Chen, Ding-Bing Lin, Jhih-Yu Yu -
Publication number: 20230245900Abstract: A method of manufacturing a semiconductor device includes forming a first layer of a first planarizing material over a patterned surface of a substrate, forming a second layer of a second planarizing material over the first planarizing layer, crosslinking a portion of the first planarizing material and a portion of the second planarizing material, and removing a portion of the second planarizing material that is not crosslinked. In an embodiment, the method further includes forming a third layer of a third planarizing material over the second planarizing material after removing the portion of the second planarizing material that is not crosslinked. The third planarizing material can include a bottom anti-reflective coating or a spin-on carbon, and an acid or an acid generator. The first planarizing material can include a spin-on carbon, and an acid, a thermal acid generator or a photoacid generator.Type: ApplicationFiled: April 10, 2023Publication date: August 3, 2023Inventors: Yen-Hao Chen, Wei-Han Lai, Ching-Yu Chang, Chin-Hsiang Lin
-
Publication number: 20230187559Abstract: A semiconductor device, including a first gate, a second gate, a third gate, a first semiconductor layer, a second semiconductor layer, a source, and a drain, is provided. The first semiconductor layer is located between the first gate and the second gate. The second gate is located between the first semiconductor layer and the second semiconductor layer. The second semiconductor layer is located between the second gate and the third gate. The source is electrically connected to the first semiconductor layer and the second semiconductor layer. The drain is electrically connected to the first semiconductor layer and the second semiconductor layer.Type: ApplicationFiled: August 2, 2022Publication date: June 15, 2023Applicant: AUO CorporationInventors: Yen-Hao Chen, Chen-Shuo Huang, Yang-Shun Fan
-
Patent number: 11626293Abstract: A method of manufacturing a semiconductor device includes forming a first layer of a first planarizing material over a patterned surface of a substrate, forming a second layer of a second planarizing material over the first planarizing layer, crosslinking a portion of the first planarizing material and a portion of the second planarizing material, and removing a portion of the second planarizing material that is not crosslinked. In an embodiment, the method further includes forming a third layer of a third planarizing material over the second planarizing material after removing the portion of the second planarizing material that is not crosslinked. The third planarizing material can include a bottom anti-reflective coating or a spin-on carbon, and an acid or an acid generator. The first planarizing material can include a spin-on carbon, and an acid, a thermal acid generator or a photoacid generator.Type: GrantFiled: April 4, 2022Date of Patent: April 11, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yen-Hao Chen, Wei-Han Lai, Ching-Yu Chang, Chin-Hsiang Lin
-
Publication number: 20230028006Abstract: Novel photoresist additive compositions including developer solubility groups which enhance the solubility of the photoresist additive in a developer, such as a TMAH developer. The novel photoresist additive compositions also include functional groups to address outgassing and out-of-band issues.Type: ApplicationFiled: May 5, 2022Publication date: January 26, 2023Inventors: Yen-Hao CHEN, Wei-Han LAI, Ching-Yu CHANG
-
Patent number: 11474136Abstract: A method for examining differential pair transmission lines, performed by a processor, comprising: capturing a plurality of first insertion losses of a first signal line within a frequency range and a plurality of second insertion losses of a second signal line within the frequency range, wherein the first signal line and the second signal line are configured to transmit a pair of differential signals; calculating a plurality of maximum error ratios between the first insertion losses and the second insertion losses within the frequency range; determining whether any one of the maximum error ratios is greater than or equal to an upper threshold; outputting a warning signal when the processor determines one of the maximum error ratios is greater than or equal to the upper threshold; and ending the method when the processor determines each one of the maximum error ratios is smaller than the upper threshold.Type: GrantFiled: December 13, 2019Date of Patent: October 18, 2022Assignees: INVENTEC (PUDONG) TECHNOLOGY CORPORATION, INVENTEC CORPORATIONInventors: Chun I Tseng, Yen-Hao Chen
-
METHOD FOR FLATTENING IMPEDANCE OF POWER DELIVERY NETWORK BY MEANS OF SELECTING DECOUPLING CAPACITOR
Publication number: 20220320864Abstract: A method for flattening an impedance of a power delivery network includes capturing a set of impedance parameters, obtaining an impedance of the power delivery network according to the set of impedance parameters, defining a target impedance, performing an importance calculation to determine a port, obtaining an intersection frequency according to the target impedance and the impedance of the power delivery network, selecting a decoupling capacitor according to the intersection frequency, and disposing the decoupling capacitor at the port. The method can reduce the impedance of the power delivery network to the target impedance and flatten the impedance to avoid the rogue wave phenomenon.Type: ApplicationFiled: June 18, 2021Publication date: October 6, 2022Applicants: Inventec (Pudong) Technology Corp., Inventec CorporationInventors: Yen-Hao Chen, Ding-Bing Lin, Jhih-Yu Yu -
Publication number: 20220260918Abstract: In a pattern formation method, a bottom layer is formed over an underlying layer. A middle layer is formed over the bottom layer. A resist pattern is formed over the middle layer. The middle layer is patterned by using the resist pattern as an etching mask. The bottom layer is patterned by using the patterned middle layer. The underlying layer is patterned. The middle layer contains silicon in an amount of 50 wt % or more and an organic material. In one or more of the foregoing and following embodiments, an annealing operation is further performed after the middle layer is formed.Type: ApplicationFiled: May 2, 2022Publication date: August 18, 2022Inventors: Chien-Wei WANG, Ching-Yu CHANG, Shang-Wern CHANG, Yen-Hao CHEN
-
Publication number: 20220230889Abstract: A method of manufacturing a semiconductor device includes forming a first layer of a first planarizing material over a patterned surface of a substrate, forming a second layer of a second planarizing material over the first planarizing layer, crosslinking a portion of the first planarizing material and a portion of the second planarizing material, and removing a portion of the second planarizing material that is not crosslinked. In an embodiment, the method further includes forming a third layer of a third planarizing material over the second planarizing material after removing the portion of the second planarizing material that is not crosslinked. The third planarizing material can include a bottom anti-reflective coating or a spin-on carbon, and an acid or an acid generator. The first planarizing material can include a spin-on carbon, and an acid, a thermal acid generator or a photoacid generator.Type: ApplicationFiled: April 4, 2022Publication date: July 21, 2022Inventors: Yen-Hao CHEN, Wei-Han LAI, Ching-Yu CHANG, Chin-Hsiang LIN