Patents by Inventor Yoichiro Kurita
Yoichiro Kurita has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8633591Abstract: In a conventional electronic device and a method of manufacturing the same, reduction in cost of the electronic device is hindered because resin used in an interconnect layer on the solder ball side is limited. The electronic device includes an interconnect layer (a first interconnect layer) and an interconnect layer (a second interconnect layer). The second interconnect layer is formed on the undersurface of the first interconnect layer. The second interconnect layer is larger in area seen from the top than the first interconnect layer and is extended to the outside from the first interconnect layer.Type: GrantFiled: December 12, 2012Date of Patent: January 21, 2014Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Publication number: 20130334705Abstract: The semiconductor device 100 comprises a first semiconductor element 113 provided on a face on one side of a flat plate shaped interconnect component 101, an insulating resin 119 covering a face of a side where the first semiconductor element 113 of the interconnect component 101 is provided and a side face of the first semiconductor element 113, and a second semiconductor element 111 provided on a face on the other side of the interconnect component 101. The interconnect component 101 has a constitution where an interconnect layer 103, a silicon layer 105 and an insulating film 107 are sequentially formed. The interconnect layer 103 has a constitution where the interconnect layer 103 has a flat plate shaped insulating component and a conductive component extending through the insulating component. The first semiconductor element 113 is electrically connected with the second semiconductor element 111 through the conductive component.Type: ApplicationFiled: August 21, 2013Publication date: December 19, 2013Applicant: Renesas Electronics CorporationInventor: Yoichiro KURITA
-
Patent number: 8552570Abstract: In the wiring board, insulating layers and wiring layers are alternately laminated, and the wiring layers are electrically connected by the vias. The wiring board includes first terminals arranged in a first surface and embedded in an insulating layer, second terminals arranged in a second surface opposite to the first surface and embedded in an insulating layer, and lands arranged in an insulating layer and in contact with the first terminals. The vias electrically connect the lands and the wiring layers laminated alternately with the insulating layers. No connecting interface is formed at an end of each of the vias on the land side but a connecting interface is formed at an end of each of the vias on the wiring layer side.Type: GrantFiled: January 6, 2009Date of Patent: October 8, 2013Assignee: Renesas Electronics CorporationInventors: Katsumi Kikuchi, Shintaro Yamamichi, Masaya Kawano, Kouji Soejima, Yoichiro Kurita
-
Patent number: 8541874Abstract: The semiconductor device 100 comprises a first semiconductor element 113 provided on a face on one side of a flat plate shaped interconnect component 101, an insulating resin 119 covering a face of a side where the first semiconductor element 113 of the interconnect component 101 is provided and a side face of the first semiconductor element 113, and a second semiconductor element 111 provided on a face on the other side of the interconnect component 101. The interconnect component 101 has a constitution where an interconnect layer 103, a silicon layer 105 and an insulating film 107 are sequentially formed. The interconnect layer 103 has a constitution where the interconnect layer 103 has a flat plate shaped insulating component and a conductive component extending through the insulating component. The first semiconductor element 113 is electrically connected with the second semiconductor element 111 through the conductive component.Type: GrantFiled: June 13, 2012Date of Patent: September 24, 2013Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 8456020Abstract: A semiconductor package has: a first chip; and a second chip. The first chip has: an insulating resin layer formed on a principal surface of the first chip; a bump-shaped first internal electrode group that is so formed in a region of the insulating resin layer as to penetrate through the insulating resin layer and is electrically connected to the second chip; an external electrode group used for electrical connection to an external device; and an electrostatic discharge protection element group electrically connected to the external electrode group. The first internal electrode group is not electrically connected to the electrostatic discharge protection element group.Type: GrantFiled: October 18, 2010Date of Patent: June 4, 2013Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano
-
Patent number: 8395269Abstract: A method of manufacturing a semiconductor device includes forming an interconnect member, mounting a first semiconductor chip having a semiconductor substrate in a face-down manner on the interconnect member, forming a resin layer on the interconnect member to cover a side surface of the first semiconductor chip, thinning the first semiconductor chip and the resin layer, forming an inorganic insulating layer on a back surface of the first semiconductor chip so as to be in contact with the back surface and to extend over the resin layer, and forming a through electrode so as to penetrate the inorganic insulating layer and the semiconductor substrate.Type: GrantFiled: February 4, 2010Date of Patent: March 12, 2013Assignee: Renesas Electronics CorporationInventors: Masaya Kawano, Koji Soejima, Nobuaki Takahashi, Yoichiro Kurita, Masahiro Komuro, Satoshi Matsui
-
Patent number: 8354340Abstract: In a conventional electronic device and a method of manufacturing the same, reduction in cost of the electronic device is hindered because resin used in an interconnect layer on the solder ball side is limited. The electronic device includes an interconnect layer (a first interconnect layer) and an interconnect layer (a second interconnect layer). The second interconnect layer is formed on the undersurface of the first interconnect layer. The second interconnect layer is larger in area seen from the top than the first interconnect layer and is extended to the outside from the first interconnect layer.Type: GrantFiled: October 2, 2007Date of Patent: January 15, 2013Assignee: Renesas Electronics CorporationInventors: Yoichiro Kurita, Masaya Kawano, Koji Soejima
-
Patent number: 8349649Abstract: A semiconductor device includes a first interposer provided with a first chip first interconnection; a first chip arranged to contact the first interposer in one surface of the first chip; a second interposer arranged to contact the other surface of the first chip and provided with a first chip second interconnection; and a second chip group mounted on the second interposer. The first chip has a circuit forming surface on which a circuit element is formed, as one of the surfaces of the first chip, and the first chip first interconnection and the first chip second interconnection are electrically connected with the circuit element. A through electrode is formed to pass from the one of the surfaces of the first chip to the other surface, and one of the first chip first interconnection and the first chip second interconnection is electrically connected with the circuit element through the through electrode.Type: GrantFiled: October 15, 2010Date of Patent: January 8, 2013Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Publication number: 20120322204Abstract: A method of manufacturing a semiconductor device includes preparing a semiconductor element including a main surface over which a wiring layer is formed, forming a seed layer over the main surface, forming a resist layer over the main surface such that the resist layer covers the seed layer, removing a part of the resist layer by exposing and developing the resist layer, in which a part of the wiring layer is exposed from the removed part of the resist layer, forming a plurality of conductive posts electrically connected to the wiring layer at the removed part of the resist layer, forming a solder layer at each top of the plurality of conductive posts, removing a residual resist layer over the main surface, removing an area other than an area which overlaps with the seed layer, and melting the solder layer and forming a surface shape.Type: ApplicationFiled: August 27, 2012Publication date: December 20, 2012Applicant: Renesas Electronics CorporationInventor: Yoichiro KURITA
-
Patent number: 8304870Abstract: The relay member is at least partly positioned between the semiconductor chip and lead in the plan view, and metal pieces insulated from one another are arranged on the surface. At least either of the first wire and the second wire has their respective other ends and joined to at least one of the metal pieces arranged on the surface of the relay member. Also, the first wire and the second wire have their respective other ends and joined to each other at that part of the relay member which is between the semiconductor chip and the lead. The foregoing structure is highly reliable and versatile for wire connection.Type: GrantFiled: February 14, 2011Date of Patent: November 6, 2012Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Publication number: 20120248620Abstract: The semiconductor device 100 comprises a first semiconductor element 113 provided on a face on one side of a flat plate shaped interconnect component 101, an insulating resin 119 covering a face of a side where the first semiconductor element 113 of the interconnect component 101 is provided and a side face of the first semiconductor element 113, and a second semiconductor element 111 provided on a face on the other side of the interconnect component 101. The interconnect component 101 has a constitution where an interconnect layer 103, a silicon layer 105 and an insulating film 107 are sequentially formed. The interconnect layer 103 has a constitution where the interconnect layer 103 has a flat plate shaped insulating component and a conductive component extending through the insulating component. The first semiconductor element 113 is electrically connected with the second semiconductor element 111 through the conductive component.Type: ApplicationFiled: June 13, 2012Publication date: October 4, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Yoichiro KURITA
-
Patent number: 8278143Abstract: A manufacturing method for an electronic device joining a first metallic bond part formed on a first electronic component and a second metallic bond part formed on a second electronic component includes a first process for placing the first metallic bond part directly against the second metallic bond part, applying pressure to the first electronic component and the second electronic component, joining the first metallic bond part to the second metallic bond part with solid-phase diffusion, and releasing the applied pressure, and a second process for heating the first electronic component and the second electronic component at a predetermined temperature such that the first metallic bond part and the second metallic bond part are joined together by melting at least one of the first metallic bond part and the second metallic bond part.Type: GrantFiled: June 22, 2011Date of Patent: October 2, 2012Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 8207605Abstract: The semiconductor device 100 comprises a first semiconductor element 113 provided on a face on one side of a flat plate shaped interconnect component 101, an insulating resin 119 covering a face of a side where the first semiconductor element 113 of the interconnect component 101 is provided and a side face of the first semiconductor element 113, and a second semiconductor element 111 provided on a face on the other side of the interconnect component 101. The interconnect component 101 has a constitution where an interconnect layer 103, a silicon layer 105 and an insulating film 107 are sequentially formed. The interconnect layer 103 has a constitution where the interconnect layer 103 has a flat plate shaped insulating component and a conductive component extending through the insulating component. The first semiconductor element 113 is electrically connected with the second semiconductor element 111 through the conductive component.Type: GrantFiled: August 4, 2010Date of Patent: June 26, 2012Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 8193033Abstract: The semiconductor device 100 comprises a first semiconductor element 113 provided on a face on one side of a flat plate shaped interconnect component 101, an insulating resin 119 covering a face of a side where the first semiconductor element 113 of the interconnect component 101 is provided and a side face of the first semiconductor element 113, and a second semiconductor element 111 provided on a face on the other side of the interconnect component 101. The interconnect component 101 has a constitution where an interconnect layer 103, a silicon layer 105 and an insulating film 107 are sequentially formed. The interconnect layer 103 has a constitution where the interconnect layer 103 has a flat plate shaped insulating component and a conductive component extending through the insulating component. The first semiconductor element 113 is electrically connected with the second semiconductor element 111 through the conductive component.Type: GrantFiled: July 9, 2008Date of Patent: June 5, 2012Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 8114766Abstract: Method of manufacturing a semiconductor device, which achieves a reduction in manufacturing cost and prevents, a damage on the interconnect layer by an influence of the etchant solution, since the support substrate can be easily stripped from the interconnect layer. The method of manufacturing a semiconductor device includes: forming an interconnect film, by forming a seed metal layer on a support substrate and a protective film contacting with an end of an interface between the support substrate and the seed metal layer, and by growing a plated material from a surface of the seed metal layer; mounting a semiconductor chip on the interconnect film; removing at least a portion of the protective film to form a region where the support substrate and the seed metal layer are exposed; and stripping the support substrate from the region as a starting point to remove thereof from the seed metal layer.Type: GrantFiled: July 7, 2009Date of Patent: February 14, 2012Assignee: Renesas Electronics CorporationInventors: Koji Soejima, Yoichiro Kurita, Masaya Kawano
-
Patent number: 8058165Abstract: A method of manufacturing according to an embodiment of the present invention includes forming a seed metal layer 20a on a supporting substrate 70, forming an interconnect layer 10 including an interconnect 18 on the seed metal layer 20a, removing the supporting substrate 70 after forming the interconnect layer 10, and patterning the seed metal layer 20a thus to form an interconnect 20 after removing the supporting substrate.Type: GrantFiled: August 10, 2010Date of Patent: November 15, 2011Assignee: Renesas Electronics CorporationInventors: Masaya Kawano, Koji Soejima, Yoichiro Kurita
-
Patent number: 8050050Abstract: A semiconductor device comprising a flat wiring board, a first LSI disposed on one surface of the wiring board, a sealing resin for covering the one surface and a side face of the first semiconductor element, and a second LSI disposed on another surface of the wiring board. The wiring board has conductive wiring as a wiring layer, an insulation resin as a support layer for the wiring layer, and a conductive through-hole that passes through the wiring layer and the support layer. Connection points between lands disposed in positions in which the external peripheral edges of the semiconductor elements transverse the interior of the lands as viewed vertically from above, which lands are selected from land portions on which the external connection terminals are formed, and the wiring board formed in the same plane as the lands, are unevenly distributed toward one side of the wiring board.Type: GrantFiled: December 3, 2010Date of Patent: November 1, 2011Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Shintaro Yamamichi, Katsumi Kikuchi, Yoichiro Kurita, Koji Soejima
-
Publication number: 20110253767Abstract: A manufacturing method for an electronic device joining a first metallic bond part formed on a first electronic component and a second metallic bond part formed on a second electronic component includes a first process for placing the first metallic bond part directly against the second metallic bond part, applying pressure to the first electronic component and the second electronic component, joining the first metallic bond part to the second metallic bond part with solid-phase diffusion, and releasing the applied pressure, and a second process for heating the first electronic component and the second electronic component at a predetermined temperature such that the first metallic bond part and the second metallic bond part are joined together by melting at least one of the first metallic bond part and the second metallic bond part.Type: ApplicationFiled: June 22, 2011Publication date: October 20, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Yoichiro Kurita
-
Patent number: 8039756Abstract: A multilayered wiring board has electrodes disposed on a first surface and a second surface, alternately layered insulation layers and wiring layers, and vias that are disposed in the insulation layer and electrically connect the wiring layers. The second electrode disposed on the second surface is embedded in the insulation layer exposed on said second surface, and the second wiring layer covered by the insulation layer exposed on said second surface does not have a layer for improving adhesion to the insulation layer.Type: GrantFiled: October 4, 2006Date of Patent: October 18, 2011Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Katsumi Kikuchi, Shintaro Yamamichi, Yoichiro Kurita, Koji Soejima
-
Patent number: 8039969Abstract: A semiconductor device 1 includes a semiconductor chip 10 (first semiconductor chip), a semiconductor chip 20 (second semiconductor chip) and a seal ring 30. The semiconductor chip 20 is provided on a surface S1 of the semiconductor chip 10 so as to be spaced apart from the semiconductor chip 10 with a predetermined spacing therebetween. A seal ring 30 is interposed between the semiconductor chip 10 and the semiconductor chip 20. An internal region, which is an inner region of the seal ring 30, and an external region, which is an outer region of the seal ring 30, are provided between the semiconductor chip 10 and the semiconductor chip 20.Type: GrantFiled: October 4, 2006Date of Patent: October 18, 2011Assignee: NEC Electronics CorporationInventor: Yoichiro Kurita