Patents by Inventor Yoshihisa Kojima
Yoshihisa Kojima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200303012Abstract: According to one embodiment, a memory system includes a nonvolatile memory and a memory controller that controls operation of the nonvolatile memory. The nonvolatile memory is configured to receive, from the memory controller, a first command for execution of at least one of an erase operation and a program operation; in response to receiving a second command from the memory controller during execution of a first operation requested by the first command, execute a second operation for suspending the first operation before the first operation reaches a given section; and in response to receiving a third command from the memory controller during the execution of the first operation, suspend the first operation after the given section.Type: ApplicationFiled: February 25, 2020Publication date: September 24, 2020Applicant: Kioxia CorporationInventors: Suguru NISHIKAWA, Riki SUZUKI, Yoshihisa KOJIMA
-
Publication number: 20200293228Abstract: According to one embodiment, there is provided a memory system including a non-volatile memory, and a controller. The controller selects one read method from a plurality of read methods with different time required to perform a read operation on the non-volatile memory and issues a first read command according to the selected one read method to the non-volatile memory.Type: ApplicationFiled: January 24, 2020Publication date: September 17, 2020Applicant: Kioxia CorporationInventors: Takehiko AMAKI, Yoshihisa KOJIMA
-
Publication number: 20200294605Abstract: A semiconductor memory device includes a memory cell array, an input/output circuit configured to output read data from the semiconductor memory device, a first data latch configured to latch data read from the memory cell array as the read data, a second data latch to which the read data is transferred from the first data latch and from which the read data is transferred to the input/output circuit, a signaling circuit configured to output a ready signal or a busy signal, and a control circuit configured to control the signaling circuit to output the busy signal while the read data is being latched in the first data latch during a read operation performed on the memory cell array and to output the ready signal while the read data latched in the first data latch is being transferred from the first latch to the second latch.Type: ApplicationFiled: May 28, 2020Publication date: September 17, 2020Inventors: Takaya HANDA, Yoshihisa KOJIMA, Kiyotaka IWASAKI
-
Patent number: 10768679Abstract: In a memory system in an embodiment, in a case of normal operation, a control unit returns a write completion response upon completion of reception of write data from a host, and writes the write data into nonvolatile memory in a multiple values. In a case of unordinary power-off, changeover to operation using a backup battery is conducted and the control unit writes dirty data that is not completed in writing into the nonvolatile memory, into the nonvolatile memory with two values. When next boot, the control unit reads the dirty data from the nonvolatile memory into the volatile memory, and thereafter writes the dirty data into the nonvolatile memory in a multiple values.Type: GrantFiled: March 8, 2019Date of Patent: September 8, 2020Assignee: Toshiba Memory CorporationInventors: Yoshihisa Kojima, Katsuhiko Ueki
-
Patent number: 10754560Abstract: A storage device includes a nonvolatile semiconductor memory and a controller. The controller is configured to predict power consumption that is required to carry out operations in accordance with access pattern and throughput received from a host, notify the predicted power consumption to the host, determine operating resources of at least one of the nonvolatile semiconductor memory and the controller to carry out the operations, on the basis of the permissible power consumption received from the host, and carry out the operations using the determined operating resources.Type: GrantFiled: August 30, 2017Date of Patent: August 25, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Motohiro Matsuyama, Yoshihisa Kojima
-
Patent number: 10754553Abstract: According to one embodiment, a memory system includes a non-volatile memory and a controller. The memory includes a memory cell array. The controller is configured to control a transfer phase in which a command, an address, and first data are transferred to the memory, and a program phase in which the first data is programmed into the memory cell array by the memory after the transfer phase. The controller is configured to suspend the transfer phase after initiating the transfer phase before completion of the transfer phase, then read second data from the memory, and resume the transfer phase after reading of the second data is completed.Type: GrantFiled: September 7, 2018Date of Patent: August 25, 2020Assignee: Toshiba Memory CorporationInventors: Shizuka Endo, Riki Suzuki, Yoshihisa Kojima
-
Patent number: 10747449Abstract: According to one embodiment, a memory system is provided with a nonvolatile memory, a controller, a volatile memory and an address translation table. The address translation table includes a high level and a plurality of low levels. The high level indicates positions in the nonvolatile memory in which the low levels are recorded. The low levels indicate positions in the nonvolatile memory in which data is recorded. The controller holds the high level of the address translation table in the first area of the volatile memory, and shuts off the supply of power to the second area of the volatile memory based on a transition from a normal-power state to a low-power state.Type: GrantFiled: March 6, 2015Date of Patent: August 18, 2020Assignee: Toshiba Memory CorporationInventors: Tatsuya Zettsu, Katsuhiko Ueki, Yoshihisa Kojima, Hiroshi Yao, Kenichiro Yoshii, Ikuo Magaki
-
Patent number: 10747444Abstract: A semiconductor storage device comprises a nonvolatile semiconductor memory with memory regions, threads, and a controller. Each thread includes a buffer region in which write data from a host are stored before the write data are written to one of the memory regions, and the buffer region of each thread is different from buffer regions of the other threads. The controller receives stream data from the host, each stream data being associated with one of multiple stream identifications, allocates each stream identification to one of the threads according to priority levels assigned to the stream identifications, such that a stream identification assigned a highest priority level is allocated to a thread to which none of other stream identifications are allocated, and writes each stream data stored in the buffer regions to one of the memory regions according to stream identification of the stream data.Type: GrantFiled: November 29, 2017Date of Patent: August 18, 2020Assignee: Toshiba Memory CorporationInventors: Motohiro Matsuyama, Yoshihisa Kojima
-
Patent number: 10740101Abstract: According to one embodiment, a memory system includes a first nonvolatile memory, and a controller. The controller executes, to the first memory, a program operation first and a first read operation next. The program operation is an operation including (i) acquiring a first temperature, (ii) storing the first temperature, and (iii) controlling the access circuit to set a threshold voltage of a memory cell transistor at a value corresponding to first data. The first read operation is an operation for (i) acquiring a second temperature, (ii) computing a difference between the second and the first temperature, (iii) acquiring a first determination voltage, (iv) correcting the first determination voltage according to the difference, and (v) controlling the first memory to acquire second data corresponding to the threshold voltage on the basis of a comparison between the threshold voltage of the memory cell transistor and the corrected first determination voltage.Type: GrantFiled: February 19, 2019Date of Patent: August 11, 2020Assignee: Toshiba Memory CorporationInventors: Kazutaka Takizawa, Yoshihisa Kojima, Masaaki Niijima
-
Patent number: 10719396Abstract: A controller executes a plurality of first read operations and, when receiving a read request from a host, executes a second read operation. The first read operations are executed using, as determination voltage, different candidate values among a plurality of candidate values. In each of the first read operations, the controller executes error correction to acquired data, and acquires a first candidate value on the basis of results of the error corrections in the first read operations. The second read operation is executed using, as the determination voltage, a second candidate value that is ranked higher than the first candidate value.Type: GrantFiled: February 6, 2019Date of Patent: July 21, 2020Assignee: Toshiba Memory CorporationInventors: Shohei Asami, Yoshihisa Kojima
-
Publication number: 20200226022Abstract: A memory system includes a nonvolatile memory, a memory controller included in a first package, and a memory interface circuit included in a second package that is different from the first package. The memory controller includes an encoder for performing encoding for error correction. The memory controller is configured to encode first data into second data using the encoder, and program the second data into a location in the nonvolatile memory. The memory interface circuit is interposed between the memory and the memory controller. The memory interface circuit includes a decoder for performing decoding for error correction. The memory interface circuit is configured to read third data from a first location in the nonvolatile memory, diagnose the third data by decoding the third data using the decoder, and convey a result of the diagnosis to the memory controller.Type: ApplicationFiled: March 30, 2020Publication date: July 16, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventors: Takashi IDE, Yoshihisa KOJIMA
-
Patent number: 10706940Abstract: A semiconductor memory device includes a memory cell array, an input/output circuit configured to output read data from the semiconductor memory device, a first data latch configured to latch data read from the memory cell array as the read data, a second data latch to which the read data is transferred from the first data latch and from which the read data is transferred to the input/output circuit, a signaling circuit configured to output a ready signal or a busy signal, and a control circuit configured to control the signaling circuit to output the busy signal while the read data is being latched in the first data latch during a read operation performed on the memory cell array and to output the ready signal while the read data latched in the first data latch is being transferred from the first latch to the second latch.Type: GrantFiled: August 28, 2018Date of Patent: July 7, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takaya Handa, Yoshihisa Kojima, Kiyotaka Iwasaki
-
Patent number: 10697659Abstract: An air-conditioning control system includes a plurality of air-conditioning apparatuses each provided with an indoor unit and an outdoor unit; a master remote control device associated with one or more of the plurality of air-conditioning apparatuses and adapted to control operation of the associated air-conditioning apparatus or apparatuses; and one or more slave remote control devices connected with the master remote control device using a first communication system, associated with a remaining one or ones of the plurality of air-conditioning apparatuses, and adapted to control operation of the associated air-conditioning apparatus or apparatuses, in which the indoor units of the air-conditioning apparatuses are connected with an associated one or ones of the master remote control device and the slave remote control device or devices using a second communication system different from the first communication system, and the master remote control device controls the operation of the remaining air-conditioningType: GrantFiled: February 12, 2016Date of Patent: June 30, 2020Assignee: Mitsubishi Electric CorporationInventors: Yoshiaki Koizumi, Yoshihisa Kojima, Mitsuru Kitazaki, Hidetoshi Muramatsu
-
Patent number: 10684795Abstract: A storage device includes a nonvolatile semiconductor memory and a controller. The nonvolatile semiconductor memory includes a first region and a second region. The controller classifies a plurality of read requests for reading data from the nonvolatile semiconductor memory into first read requests for reading data from the first region and second read requests for reading data from the second region, pairs one of the first read requests with one of the second read requests to generate a third read request, and outputs the third read request to the nonvolatile semiconductor memory.Type: GrantFiled: July 24, 2017Date of Patent: June 16, 2020Assignee: Toshiba Memory CorporationInventor: Yoshihisa Kojima
-
Patent number: 10658055Abstract: According to one embodiment, a memory system includes a memory device and a controller. The controller is configured to make the memory device apply a first verify voltage to a first word line for determining whether writing of a first data value into a first cell transistor has been completed. The controller is configured to make the memory device apply a second verify voltage to a second word line for determining whether writing of the first data value into a second cell transistor has been completed. The second verify voltage is different from the first verify voltage.Type: GrantFiled: March 13, 2018Date of Patent: May 19, 2020Assignee: Toshiba Memory CorporationInventors: Kazutaka Takizawa, Yoshihisa Kojima, Masaaki Niijima
-
Patent number: 10649891Abstract: A storage device includes a nonvolatile memory, and a controller configured to perform, in response to commands from the host device, a read operation and a write operation on the nonvolatile memory. The controller divides a logical address space of the storage device into a plurality of subspaces and manages a priority value for each of the subspaces, the priority values of the subspaces determining an order for setting up the subspaces upon start-up of the storage device.Type: GrantFiled: August 24, 2017Date of Patent: May 12, 2020Assignee: Toshiba Memory CorporationInventors: Satoshi Arai, Shunitsu Kohara, Kazuya Kitsunai, Yoshihisa Kojima, Hiroyuki Nemoto
-
Patent number: 10649844Abstract: A memory system includes a nonvolatile memory, a memory controller included in a first package, and a memory interface circuit included in a second package that is different from the first package. The memory controller includes an encoder for performing encoding for error correction. The memory controller is configured to encode first data into second data using the encoder, and program the second data into a location in the nonvolatile memory. The memory interface circuit is interposed between the memory and the memory controller. The memory interface circuit includes a decoder for performing decoding for error correction. The memory interface circuit is configured to read third data from a first location in the nonvolatile memory, diagnose the third data by decoding the third data using the decoder, and convey a result of the diagnosis to the memory controller.Type: GrantFiled: March 14, 2018Date of Patent: May 12, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takashi Ide, Yoshihisa Kojima
-
Publication number: 20200098431Abstract: According to one embodiment, a memory system includes a semiconductor memory and a controller. The semiconductor memory includes: first memory cells, first word lines, a first row decoder, and a driver circuit. The first row decoder includes first transistors capable of coupling the first word lines to first signal lines, and a first block decoder supplying a first block selection signal to the first transistors. When the controller issues a data read command, the first block decoder asserts the first block selection signal to allow the first transistors to transfer a first voltage to a selected first word line, and a second voltage to unselected other first word lines. After data is read, the first block decoder continues asserting the first block selection signal, and the driver circuit transfers a third voltage.Type: ApplicationFiled: November 27, 2019Publication date: March 26, 2020Applicant: Toshiba Memory CorporationInventors: Masanobu SHIRAKAWA, Marie TAKADA, Tsukasa TOKUTOMI, Yoshihisa KOJIMA, Kiichi TACHI
-
Publication number: 20200089414Abstract: According to one embodiment, there is provided a nonvolatile memory including a memory cell array, an input/output buffer, one or more intermediate buffers, and a control circuit. The memory cell array includes a plurality of pages. Each of the one or more intermediate buffers is electrically connected between the memory cell array and the input/output buffer. The control circuit is configured to store, in a first intermediate buffer, data read through sensing operation from a first page out of the plurality of pages in accordance with a first command that includes a sensing operation instruction and designation of the first intermediate buffer among the one or more intermediate buffers.Type: ApplicationFiled: September 4, 2019Publication date: March 19, 2020Applicant: Toshiba Memory CorporationInventors: Yoshihisa KOJIMA, Masanobu SHIRAKAWA, Kiyotaka IWASAKI
-
Publication number: 20200090763Abstract: According to one embodiment, a memory system includes a nonvolatile memory and a memory controller. The memory controller is configured: to store, in a buffer, a data set read from a cell unit, and an expected data set generated by an error correction on the data set; to count a number of first and second memory cells corresponding to a first and a second combination of data in the data set and the expected data set, respectively, among the memory cells in the cell unit; to calculate a shift amount of a read voltage used in a read operation from the cell unit, based on the number of the first and second memory cells; and to apply the shift amount to a next read operation from the first cell unit.Type: ApplicationFiled: March 11, 2019Publication date: March 19, 2020Applicant: Toshiba Memory CorporationInventors: Tsukasa Tokutomi, Masanobu Shirakawa, Kengo Kurose, Marie Takada, Ryo Yamaki, Kiyotaka Iwasaki, Yoshihisa Kojima