Patents by Inventor Yuan-Sheng Huang
Yuan-Sheng Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240088210Abstract: Various embodiments of the present disclosure are directed towards a trench capacitor with a trench pattern for yield improvement. The trench capacitor is on a substrate and comprises a plurality of capacitor segments. The capacitor segments extend into the substrate according to the trench pattern and are spaced with a pitch on an axis. The plurality of capacitor segments comprises an edge capacitor segment at an edge of the trench capacitor and a center capacitor segment at a center of the trench capacitor. The edge capacitor segment has a greater width than the center capacitor segment and/or the pitch is greater at the edge capacitor segment than at the center capacitor segment. The greater width may facilitate stress absorption and the greater pitch may increase substrate rigidity at the edge of the trench capacitor where thermal expansion stress is greatest, thereby reducing substrate bending and trench burnout for yield improvements.Type: ApplicationFiled: November 17, 2023Publication date: March 14, 2024Inventors: Yuan-Sheng Huang, Yi-Chen Chen
-
Patent number: 11924722Abstract: An information converting method and a system thereof are configured to convert a first information into a second information. An information obtaining step is performed to obtain the first information corresponding to a first communication protocol and transmit the first information to a converter. The first information includes a first access layer sub-information and an upper-layer protocol sub-information. A first access layer removing step is performed to drive the converter to remove the first access layer sub-information from the first information according to a converting process. A second access layer adding step is performed to drive the converter to add a second access layer sub-information corresponding to a second communication protocol to the first information and combine the second access layer sub-information with the upper-layer protocol sub-information according to the converting process, so that the first information is converted into the second information.Type: GrantFiled: July 5, 2021Date of Patent: March 5, 2024Assignee: WISTRON NEWEB CORPORATIONInventors: Chun-Nan Chen, Yuan-Ruei Huang, Chao-Sheng Lin
-
Patent number: 11894443Abstract: A method of making a semiconductor device includes depositing a TiN layer over a substrate. The method further includes doping a first portion of the TiN layer using an oxygen-containing plasma treatment. The method further includes doping a second portion of the TiN layer using a nitrogen-containing plasma treatment, wherein the second portion of the TiN layer directly contacts the first portion of the TiN layer. The method further includes forming a first metal gate electrode over the first portion of the TiN layer. The method further includes forming a second metal gate electrode over the second portion of the TiN layer, wherein the first metal gate electrode has a different work function from the second metal gate electrode, and the second metal gate electrode directly contacts the first metal gate electrode.Type: GrantFiled: June 16, 2022Date of Patent: February 6, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming Zhu, Hui-Wen Lin, Harry Hak-Lay Chuang, Bao-Ru Young, Yuan-Sheng Huang, Ryan Chia-Jen Chen, Chao-Cheng Chen, Kuo-Cheng Ching, Ting-Hua Hsieh, Carlos H. Diaz
-
Patent number: 11894237Abstract: A method includes forming a polymer layer on a patterned photo resist. The polymer layer extends into an opening in the patterned photo resist. The polymer layer is etched to expose the patterned photo resist. The polymer layer and a top Bottom Anti-Reflective Coating (BARC) are etched to pattern the top BARC, in which the patterned photo resist is used as an etching mask. The top BARC is used as an etching mask to etching an underlying layer.Type: GrantFiled: May 27, 2022Date of Patent: February 6, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chao-Hsuan Chen, Yuan-Sheng Huang
-
Patent number: 11855133Abstract: Various embodiments of the present disclosure are directed towards a trench capacitor with a trench pattern for yield improvement. The trench capacitor is on a substrate and comprises a plurality of capacitor segments. The capacitor segments extend into the substrate according to the trench pattern and are spaced with a pitch on an axis. The plurality of capacitor segments comprises an edge capacitor segment at an edge of the trench capacitor and a center capacitor segment at a center of the trench capacitor. The edge capacitor segment has a greater width than the center capacitor segment and/or the pitch is greater at the edge capacitor segment than at the center capacitor segment. The greater width may facilitate stress absorption and the greater pitch may increase substrate rigidity at the edge of the trench capacitor where thermal expansion stress is greatest, thereby reducing substrate bending and trench burnout for yield improvements.Type: GrantFiled: December 7, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yuan-Sheng Huang, Yi-Chen Chen
-
Publication number: 20230375782Abstract: Depositing a side slab structure on a cladding layer before etching a supporting dielectric prevents tapering of a silicon waveguide during etching of the supporting dielectric and a substrate. For example, the side slab structure may be deposited over the silicon waveguide and the cladding layer after etching the cladding layer. As a result, when an electronic device is integrated ex situ on the substrate, wave intensity and/or total internal reflection is improved, which improves an efficiency of the electronic device.Type: ApplicationFiled: May 23, 2022Publication date: November 23, 2023Inventors: Yuan-Sheng HUANG, Shih-Chang LIU
-
Publication number: 20230369493Abstract: A semiconductor structure includes a first device and a second device. The first device includes a plurality of first fins, a first work function layer over the plurality of first fins, and a first contact layer over the first work function layer. The second device includes a plurality of second fins, a second work function layer and the first work function layer over the plurality of the second fins, and a second contact layer over the first work function layer and the second work function layer. A distance between a bottom surface of the first work function layer and a bottom surface of the first contact layer is greater than a distance between a side surface of the first work function layer of the first device and a side surface of the first contact layer.Type: ApplicationFiled: July 21, 2023Publication date: November 16, 2023Inventors: YUAN-SHENG HUANG, RYAN CHIA-JEN CHEN
-
Patent number: 11804548Abstract: A semiconductor structure is provided. The semiconductor structure includes fin structures, a gate structure across the fin structures, and a dielectric layer. The gate structure includes a work function layer over the gate dielectric layer, and a contact layer over the work function layer. A portion of the work function layer is located between the fin structures, and a top surface of the portion is higher than a top surface of the fin structures. A top surface of the work function layer and a top surface of the dielectric layer are substantially on a same level. A method for forming a semiconductor structure is also provided.Type: GrantFiled: April 8, 2022Date of Patent: October 31, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yuan-Sheng Huang, Ryan Chia-Jen Chen
-
Publication number: 20230326958Abstract: Some implementations described herein provide techniques and apparatuses for forming a semiconductor device including a metal-insulator-metal capacitor. The metal-insulator-metal capacitor includes a dielectric pad layer having a portion between a capacitor bottom metal electrode layer and a portion of an insulator layer. The dielectric pad layer may preserve a thickness of the insulator layer to reduce a likelihood of a leakage between a capacitor top metal electrode layer and the capacitor bottom metal electrode layer. The dielectric pad layer may also enable a reduction in a thickness of the insulator layer to increase a capacitance of the metal-insulator-metal capacitor.Type: ApplicationFiled: April 11, 2022Publication date: October 12, 2023Inventors: Yuan-Sheng HUANG, Kaochao CHEN
-
Publication number: 20230296834Abstract: A photonic device and related method for forming a photonic device. In some embodiments, a method of fabricating a photonic device includes forming a layer stack over a substrate. In some cases, the layer stack includes a lower cladding layer, a core layer disposed over the lower cladding layer, and an upper cladding layer disposed over the core layer. In some examples, the method further includes patterning the layer stack to form a waveguide for the photonic device. In some cases, the waveguide includes the core layer, and the core layer includes a lateral surface having a convex profile.Type: ApplicationFiled: June 7, 2022Publication date: September 21, 2023Inventors: Yuan-Sheng HUANG, Wei-Kang LIU
-
Publication number: 20230268404Abstract: A method of applying and then removing a protective layer over a portion of a gate stack is provided. The protective layer is deposited and then a plasma precursor is separated into components. Neutral radicals are then utilized in order to remove the protective layer. In some embodiments the removal also forms a protective by-product which helps to protect underlying layers from damage during the etching process.Type: ApplicationFiled: April 28, 2023Publication date: August 24, 2023Inventors: Ming-Chia Tai, Ju-Yuan Tzeng, Hsin-Che Chiang, Yuan-Sheng Huang, Chun-Sheng Liang
-
Patent number: 11670695Abstract: A method of applying and then removing a protective layer over a portion of a gate stack is provided. The protective layer is deposited and then a plasma precursor is separated into components. Neutral radicals are then utilized in order to remove the protective layer. In some embodiments the removal also forms a protective by-product which helps to protect underlying layers from damage during the etching process.Type: GrantFiled: April 16, 2021Date of Patent: June 6, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Chia Tai, Ju-Yuan Tzeng, Hsin-Che Chiang, Yuan-Sheng Huang, Chun-Sheng Liang
-
Publication number: 20230097616Abstract: Various embodiments of the present disclosure are directed towards a trench capacitor with a trench pattern for yield improvement. The trench capacitor is on a substrate and comprises a plurality of capacitor segments. The capacitor segments extend into the substrate according to the trench pattern and are spaced with a pitch on an axis. The plurality of capacitor segments comprises an edge capacitor segment at an edge of the trench capacitor and a center capacitor segment at a center of the trench capacitor. The edge capacitor segment has a greater width than the center capacitor segment and/or the pitch is greater at the edge capacitor segment than at the center capacitor segment. The greater width may facilitate stress absorption and the greater pitch may increase substrate rigidity at the edge of the trench capacitor where thermal expansion stress is greatest, thereby reducing substrate bending and trench burnout for yield improvements.Type: ApplicationFiled: December 7, 2022Publication date: March 30, 2023Inventors: Yuan-Sheng Huang, Yi-Chen Chen
-
Publication number: 20230031993Abstract: A semiconductor structure and method for fabricating a semiconductor structure includes using two separate oxide layers to improve device reliability. A first oxide layer is formed adjacent a fin (e.g. a fin of a fin field-effect transistor (FinFET) device), a dummy gate is formed adjacent the first oxide layer, the dummy gate is removed, and a second oxide layer is then formed adjacent the first oxide layer. The use of the second oxide layer can improve device reliability by covering any damage that may be inflicted on the first oxide layer when the dummy gate is removed.Type: ApplicationFiled: July 30, 2021Publication date: February 2, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yuan-Sheng Huang, Ryan Chia-Jen Chen
-
Patent number: 11545543Abstract: Various embodiments of the present disclosure are directed towards a trench capacitor with a trench pattern for yield improvement. The trench capacitor is on a substrate and comprises a plurality of capacitor segments. The capacitor segments extend into the substrate according to the trench pattern and are spaced with a pitch on an axis. The plurality of capacitor segments comprises an edge capacitor segment at an edge of the trench capacitor and a center capacitor segment at a center of the trench capacitor. The edge capacitor segment has a greater width than the center capacitor segment and/or the pitch is greater at the edge capacitor segment than at the center capacitor segment. The greater width may facilitate stress absorption and the greater pitch may increase substrate rigidity at the edge of the trench capacitor where thermal expansion stress is greatest, thereby reducing substrate bending and trench burnout for yield improvements.Type: GrantFiled: January 4, 2021Date of Patent: January 3, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yuan-Sheng Huang, Yi-Chen Chen
-
Publication number: 20220359300Abstract: A semiconductor structure and method of manufacturing a semiconductor structure are provided. The method includes receiving a substrate with fin features; forming a first gate stack over the substrate, wherein the first gate stack comprise at least one void exposed from a surface of the first gate stack; forming a fill material in the at least one void; partially removing the fill material outside the at least one void, wherein a portion of the fill material is left in the at least one void; forming sidewall spacers besides the first gate stack; removing the first gate stack; and forming a second gate stack.Type: ApplicationFiled: July 26, 2022Publication date: November 10, 2022Inventors: YUAN-SHENG HUANG, RYAN CHIA-JEN CHEN
-
Publication number: 20220357603Abstract: Various embodiments of the present disclosure are directed towards a semiconductor structure comprising a waveguide. The waveguide has an input region and an output region. The input region is configured to receive light. The waveguide comprises a lower doped structure comprising a first doping type and a plurality of doped pillar structures disposed within the lower doped structure. The doped pillar structures comprise a second doping type opposite the first doping type. The doped pillar structures extend from a top surface of the lower doped structure to a point below the top surface of the lower doped structure.Type: ApplicationFiled: August 2, 2021Publication date: November 10, 2022Inventor: Yuan-Sheng Huang
-
Publication number: 20220320314Abstract: A method of making a semiconductor device includes depositing a TiN layer over a substrate. The method further includes doping a first portion of the TiN layer using an oxygen-containing plasma treatment. The method further includes doping a second portion of the TiN layer using a nitrogen-containing plasma treatment, wherein the second portion of the TiN layer directly contacts the first portion of the TiN layer. The method further includes forming a first metal gate electrode over the first portion of the TiN layer. The method further includes forming a second metal gate electrode over the second portion of the TiN layer, wherein the first metal gate electrode has a different work function from the second metal gate electrode, and the second metal gate electrode directly contacts the first metal gate electrode.Type: ApplicationFiled: June 16, 2022Publication date: October 6, 2022Inventors: Ming ZHU, Hui-Wen LIN, Harry Hak-Lay CHUANG, Bao-Ru YOUNG, Yuan-Sheng HUANG, Ryan Chia-Jen CHEN, Chao-Cheng CHEN, Kuo-Cheng CHING, Ting-Hua HSIEH, Carlos H. DIAZ
-
Publication number: 20220285165Abstract: A method includes forming a polymer layer on a patterned photo resist. The polymer layer extends into an opening in the patterned photo resist. The polymer layer is etched to expose the patterned photo resist. The polymer layer and a top Bottom Anti-Reflective Coating (BARC) are etched to pattern the top BARC, in which the patterned photo resist is used as an etching mask. The top BARC is used as an etching mask to etching an underlying layer.Type: ApplicationFiled: May 27, 2022Publication date: September 8, 2022Inventors: Chao-Hsuan Chen, Yuan-Sheng Huang
-
Patent number: 11404321Abstract: A semiconductor structure and method of manufacturing a semiconductor structure are provided. The method includes receiving a substrate with fin features; forming sacrificial gate stacks over the substrate; forming a sacrificial fill layer over the sacrificial gate stacks; removing the sacrificial fill layer; forming sidewall spacers besides the sacrificial gate stacks; removing the sacrificial gate stacks; and forming metal gate stacks; wherein the sacrificial fill layers is made of fill materials with a high etch rate selectivity to materials of the sidewall spacers.Type: GrantFiled: August 31, 2020Date of Patent: August 2, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yuan-Sheng Huang, Ryan Chia-Jen Chen