Patents by Inventor Yun-seok Choi
Yun-seok Choi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11954938Abstract: A fingerprint sensor package includes a first substrate having a core insulating layer with a first surface and a second surface, and a through-hole passing through the first surface and the second surface, a first bonding pad disposed on the second surface of the core insulating layer, and an external connection pad, a second substrate disposed in the through-hole of the core insulating layer and including a plurality of first sensing patterns, a plurality of second sensing patterns, and a second bonding pad, a conductive wire connecting the first bonding pad and the second bonding pad to each other, a controller chip disposed on the second substrate, and a molding layer disposed on the second surface of the core insulating layer, filling the through-hole, covering the second substrate and the first bonding pad, and spaced apart from the external connection pad.Type: GrantFiled: April 5, 2023Date of Patent: April 9, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Gwangjin Lee, Jaehyun Lim, Heeyoub Kang, Hyunjong Moon, Yun Seok Choi, Inho Choi
-
Publication number: 20240113003Abstract: A semiconductor package includes an upper substrate having a first surface and a second surface which are opposite to each other, a semiconductor chip on the first surface of the upper substrate, a buffer layer on the second surface of the upper substrate, a mold layer between the second surface of the upper substrate and the buffer layer, a plurality of through-electrodes penetrating the upper substrate and the mold layer, an interconnection layer between the first surface of the upper substrate and the semiconductor chip and configured to electrically connect the semiconductor chip to the plurality of through-electrodes, and a plurality of bumps disposed on the buffer layer, spaced apart from the mold layer, and electrically connected to the plurality of through-electrodes. The mold layer includes an insulating material of which a coefficient of thermal expansion is greater than that of the upper substrate.Type: ApplicationFiled: December 13, 2023Publication date: April 4, 2024Inventor: Yun Seok CHOI
-
Publication number: 20240107639Abstract: An embodiment of the present disclosure provides a thermal processing apparatus and an operation method thereof capable of controlling a heat distribution of a substrate at a low cost in a thermal processing process using a microwave. According to the present disclosure, a thermal processing apparatus includes a chamber that forms a thermal processing space of a substrate, a substrate support unit that is located at a lower portion of the thermal processing space and supports the substrate, and a microwave unit that is located at an upper portion of the thermal processing space and forms an electromagnetic field by the microwave in the thermal processing space.Type: ApplicationFiled: May 31, 2023Publication date: March 28, 2024Applicant: SEMES CO., LTD.Inventors: Han Lim KANG, Yoon Seok CHOI, Yun Sang KIM, Hyun Woo JO, Sang Jeong LEE
-
Publication number: 20240106916Abstract: The present invention relates to a device and method for implementing dynamic-service-oriented communication between vehicle applications on an AUTomotive Open System ARchitecture (AUTOSAR) adaptive platform (AP). A machine including an electronic control unit (ECU) to which the portable operating system interface (POSIX) operating system (OS) is ported and implementing dynamic-service-oriented communication between vehicle applications on an AUTOSAR AP includes a skeleton which is an application for providing a service on the platform, a proxy which is an application using the service on the platform, and a service communication management (CM) which is an application for brokering service-oriented communication between vehicle applications on the platform.Type: ApplicationFiled: September 29, 2021Publication date: March 28, 2024Applicant: POPCORNSAR CO., LTD.Inventors: Yun Ki CHOI, Yong Ho LEE, Won Seok CHOI, Kap Hyun KIM
-
Publication number: 20240075318Abstract: The present disclosure relates to a method for carrying out dose delivery quality assurance for high-precision radiation treatment, in which parameters affecting a pass rate of dose delivery quality assurance can be derived through regression analysis, which is a known statistical analysis method, and a pass rate prediction model capable of predicting each parameter and the pass rate of dose delivery quality assurance can be derived, and accordingly, it can be predicted in advance whether dose delivery quality assurance will be passed according to the parameters through the above prediction model, without repeatedly carrying out dose delivery quality assurance according to a patient's treatment plan, and as a result, the efficiency of dose delivery quality assurance can be enhanced, and the time or capacity required for such quality assurance is reduced, such that radiation treatment for an actual patient can be quickly and precisely carried out.Type: ApplicationFiled: December 22, 2021Publication date: March 7, 2024Inventors: Young Nam KANG, Ji Na KIM, Hong Seok JANG, Byung Ock CHOI, Yun Ji SEOL, Tae Geon OH, Na Young AN, Jae Hyeon LEE, Kyu Min HAN, Ye Rim SHIN
-
Publication number: 20240046692Abstract: A fingerprint sensor package includes a first substrate having a core insulating layer with a first surface and a second surface, and a through-hole passing through the first surface and the second surface, a first bonding pad disposed on the second surface of the core insulating layer, and an external connection pad, a second substrate disposed in the through-hole of the core insulating layer and including a plurality of first sensing patterns, a plurality of second sensing patterns, and a second bonding pad, a conductive wire connecting the first bonding pad and the second bonding pad to each other, a controller chip disposed on the second substrate, and a molding layer disposed on the second surface of the core insulating layer, filling the through-hole, covering the second substrate and the first bonding pad, and spaced apart from the external connection pad.Type: ApplicationFiled: April 5, 2023Publication date: February 8, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Gwangjin LEE, Jaehyun LIM, Heeyoub KANG, Hyunjong MOON, Yun Seok CHOI, Inho CHOI
-
Patent number: 11887919Abstract: A semiconductor package includes an upper substrate having a first surface and a second surface which are opposite to each other, a semiconductor chip on the first surface of the upper substrate, a buffer layer on the second surface of the upper substrate, a mold layer between the second surface of the upper substrate and the buffer layer, a plurality of through-electrodes penetrating the upper substrate and the mold layer, an interconnection layer between the first surface of the upper substrate and the semiconductor chip and configured to electrically connect the semiconductor chip to the plurality of through-electrodes, and a plurality of bumps disposed on the buffer layer, spaced apart from the mold layer, and electrically connected to the plurality of through-electrodes. The mold layer includes an insulating material of which a coefficient of thermal expansion is greater than that of the upper substrate.Type: GrantFiled: February 22, 2021Date of Patent: January 30, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Yun Seok Choi
-
Publication number: 20240030185Abstract: A semiconductor package comprising a main semiconductor chip having a first thickness, at least one semiconductor device on one side of the main semiconductor chip and having a second thickness less than the first thickness, a first molding layer that covers the main semiconductor chip and the semiconductor device so as to expose a top surface of the semiconductor device and to expose a top surface and a portion of a lateral surface of the main semiconductor chip, a first redistribution substrate below the first molding layer, a second redistribution substrate on the first molding layer, and a mold via that penetrates the first molding layer and connects the first redistribution substrate to the second redistribution substrate.Type: ApplicationFiled: February 21, 2023Publication date: January 25, 2024Inventors: JU-YOUN CHOI, Seunggeol RYU, YUN SEOK CHOI
-
Patent number: 11856320Abstract: The present disclosure provides an image encoder. The image encoder is configured to encode an original image and reduce compression loss. The image encoder comprises an image signal processor and a compressor. The image signal processor is configured to receive a first frame image and a second frame image and generates a compressed image of the second frame image using a boundary pixel image of the first frame image. The image signal processor may include memory configured to store first reference pixel data which is the first frame image. The compressor is configured to receive the first reference pixel data from the memory and generate a bitstream obtained by encoding the second frame image based on a difference value between the first reference pixel data and the second frame image. The image signal processor generates a compressed image of the second frame image using the bitstream generated by the compressor.Type: GrantFiled: January 24, 2023Date of Patent: December 26, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Won Seok Lee, Seong Wook Song, Yun Seok Choi
-
Publication number: 20230335540Abstract: A semiconductor package may include a package substrate, a first interposer substrate mounted on the package substrate, and a first semiconductor chip disposed on the first interposer substrate. The first interposer substrate may include a first base layer, a second base layer disposed on the first base layer, circuit patterns provided in each of the first base layer and the second base layer, and an integrated device embedded in the first base layer and connected to at least one of the circuit patterns. A top surface of the first base layer may contact a bottom surface of the second base layer.Type: ApplicationFiled: June 21, 2023Publication date: October 19, 2023Inventors: YANGGYOO JUNG, CHULWOO KIM, HYO-CHANG RYU, YUN SEOK CHOI
-
Publication number: 20230335476Abstract: A semiconductor package includes a wiring structure including a first insulating layer and a first wiring pad. The first wiring pad is in the first insulating layer. The package includes a semiconductor chip on the wiring structure, and an interposer on the semiconductor chip. The interposer includes a second insulating layer and a second wiring pad, and the second wiring pad is in the second insulating layer. The package includes a first connecting structure including a first metal layer and a second metal layer surrounding the first metal layer. The first metal layer includes a lower metal layer adjacent to the wiring structure and an upper metal layer adjacent to the interposer, and the first connecting structure connects the first wiring pad and the second wiring pad. The package includes a mold layer between the wiring structure and the interposer.Type: ApplicationFiled: February 6, 2023Publication date: October 19, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Dae Hun Lee, Sung Bum Kim, Yun Seok Choi
-
Publication number: 20230290711Abstract: A semiconductor package includes a package substrate, an interposer on the package substrate, and a first semiconductor device and a second semiconductor device on the interposer, the first and second semiconductor devices connected to each other by the interposer, wherein at least one of the first semiconductor device and the second semiconductor device includes an overhang portion protruding from a sidewall of the interposer.Type: ApplicationFiled: May 17, 2023Publication date: September 14, 2023Applicant: Samsung Electronics Co., Ltd.Inventor: Yun-Seok CHOI
-
Publication number: 20230275029Abstract: A semiconductor package includes a base package substrate, a first semiconductor chip, and a second semiconductor chip. The base package substrate includes a redistribution region where a redistribution layer is provided, a plurality of vertical conductive vias connected to the redistribution layer, and a recess region recessed from an upper surface of the redistribution region. The base package substrate further includes an interposer in the recess region, the interposer comprising a substrate, a plurality of upper pads disposed at an upper surface of the substrate, and plurality of through electrodes respectively connected to the plurality of upper pads to pass through the substrate. The first semiconductor chip and second semiconductor chip, each include a plurality of conductive interconnection terminals respectively connected to the plurality of upper pads and the vertical conductive vias exposed at the upper surface of the redistribution region.Type: ApplicationFiled: May 8, 2023Publication date: August 31, 2023Inventors: Seung-kwan Ryu, Yun-seok Choi
-
Patent number: 11721679Abstract: A semiconductor package may include a package substrate, a first interposer substrate mounted on the package substrate, and a first semiconductor chip disposed on the first interposer substrate. The first interposer substrate may include a first base layer, a second base layer disposed on the first base layer, circuit patterns provided in each of the first base layer and the second base layer, and an integrated device embedded in the first base layer and connected to at least one of the circuit patterns. A top surface of the first base layer may contact a bottom surface of the second base layer.Type: GrantFiled: August 6, 2021Date of Patent: August 8, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yanggyoo Jung, Chulwoo Kim, Hyo-Chang Ryu, Yun Seok Choi
-
Patent number: 11705391Abstract: An interposer includes: a base substrate; an interconnection structure on a top surface of the base substrate and including a metal interconnection pattern; an upper passivation layer on the interconnection structure and having compressive stress; a lower passivation layer under a bottom surface of base substrate, the lower passivation layer having compressive stress that is less than the compressive stress of the upper passivation layer; a lower conductive layer under the lower passivation layer; and a through electrode penetrating the base substrate and the lower passivation layer. The through electrode electrically connects the lower conductive layer to the metal interconnection pattern of the interconnection structure.Type: GrantFiled: May 10, 2021Date of Patent: July 18, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Yu-Kyung Park, Seung-kwan Ryu, Min-seung Yoon, Yun-seok Choi
-
Patent number: 11694949Abstract: A semiconductor package includes a package substrate, an interposer on the package substrate, and a first semiconductor device and a second semiconductor device on the interposer, the first and second semiconductor devices connected to each other by the interposer, wherein at least one of the first semiconductor device and the second semiconductor device includes an overhang portion protruding from a sidewall of the interposer.Type: GrantFiled: August 1, 2019Date of Patent: July 4, 2023Assignee: Samsung Electronics Co., Ltd.Inventor: Yun-Seok Choi
-
Patent number: 11676902Abstract: A semiconductor package includes a base package substrate, a first semiconductor chip, and a second semiconductor chip. The base package substrate includes a redistribution region where a redistribution layer is provided, a plurality of vertical conductive vias connected to the redistribution layer, and a recess region recessed from an upper surface of the redistribution region. The base package substrate further includes an interposer in the recess region, the interposer comprising a substrate, a plurality of upper pads disposed at an upper surface of the substrate, and plurality of through electrodes respectively connected to the plurality of upper pads to pass through the substrate. The first semiconductor chip and second semiconductor chip, each include a plurality of conductive interconnection terminals respectively connected to the plurality of upper pads and the vertical conductive vias exposed at the upper surface of the redistribution region.Type: GrantFiled: January 11, 2022Date of Patent: June 13, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-kwan Ryu, Yun-seok Choi
-
Patent number: 11670565Abstract: A semiconductor package includes a first substrate, a first chip structure and a second chip structure spaced apart from each other on the first substrate, a gap region being defined between the first and second chip structures, and a heat dissipation member covering the first chip structure, the second chip structure, and the first substrate, the heat dissipation member including a first trench in an inner top surface of the heat dissipation member, wherein the first trench vertically overlaps with the gap region and has a width greater than a width of the gap region, and wherein the first trench vertically overlaps with at least a portion of a top surface of the first chip structure or a portion of a top surface of the second chip structure.Type: GrantFiled: May 4, 2021Date of Patent: June 6, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyo-Chang Ryu, Chulwoo Kim, Juhyun Lyu, Sanghyun Lee, Yun Seok Choi
-
Patent number: 11630109Abstract: The present invention provides compositions comprising chimeric polypeptides that bind to free ubiquitin proteins or free ubiquitin-like proteins with high affinity, as well as chimeric polypeptides that bind to both free and conjugated ubiquitin proteins or free and conjugated ubiquitin-like proteins, and methods of using the chimeric polypeptides to determine the amount of free or total ubiquitin or free or total ubiquitin-like proteins in various types of samples.Type: GrantFiled: April 22, 2021Date of Patent: April 18, 2023Assignee: Colorado State University Research FoundationInventors: Robert E. Cohen, Yun-Seok Choi
-
Publication number: 20230111854Abstract: Provided is a semiconductor package, including a first redistribution substrate, a first semiconductor chip on the first redistribution substrate, first bumps between the first redistribution substrate and the first semiconductor chip, a conductive structure on the first redistribution substrate and spaced apart from the first semiconductor chip, a second redistribution substrate on the first semiconductor chip, second bumps between the first semiconductor chip and the second redistribution substrate, a second semiconductor chip on the second redistribution substrate, a first mold layer between the first redistribution substrate and the second redistribution substrate, and on the first semiconductor chip, and a second mold layer on the second redistribution substrate and the second semiconductor chip, and spaced apart from the first mold layer.Type: ApplicationFiled: June 28, 2022Publication date: April 13, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: JU-IL CHOI, UN-BYOUNG KANG, MINSEUNG YOON, YONGHOE CHO, JEONGGI JIN, YUN SEOK CHOI