NON-VOLATILE MEMORY CELLS, HIGH VOLTAGE TRANSISTORS AND LOGIC TRANSISTORS INTEGRATED ON A SINGLE CHIP

Abstract

Semiconductor device having on a single substrate (1) at least one memory cell (3) and at least one logic transistor (25);

Description

[0001] The present invention relates to non-volatile memory cells integrated on a chip with logic transistors and/or high voltage transistors.

[0002] One of the most serious limiting factors in scaling the tunnel oxide in floating gate non-volatile memory cells is stress-induced leakage current (SILC). For oxides thinner than 8 nm the ability to store charge on the floating gate of a memory cell becomes questionable. It has been demonstrated that the characteristics of the tunnel oxide change as a result of passing charge through the oxide. Program/erase cycles weaken the ability of the oxide to isolate the floating gate from a substrate. Some believe that non-volatile memory oxide scaling much below 8 nm is difficult and perhaps impossible unless the 10-year charge retention requirement for non-volatile memory cells is relaxed. Some have even suggested that “non-volatile” memories may have to be “refreshed” periodically like DRAMs, but not nearly as frequently, in order not to lose the data stored. This may be a viable solution for some applications, however, the concept of “non-volatile” changes to “not-so-much-volatile”. Besides, “refreshing” may lead to failure. One application that could have problems with this approach is the “smart-card”, which could lose vital information if refreshing does not occur, and these cards are often not connected to a power supply for long periods of time.

[0003] If the tunnel oxide is limited to 8 nm, or a higher value, it will be difficult to make a cost-effective, non-volatile memory module embedded in an advanced CMOS logic process. In such a process, floating gate non-volatile memory cells are manufactured on the same substrate as logic CMOS transistors. The gate oxide thicknesses of the CMOS logic transistors are typically in the order of 5 nm or less.

[0004] Assuming that Folwer-Nordhein tunneling is used for at least one of the programming or erasing procedures, the thickness of the tunnel oxide in the memory cell, in combination with the coupling ratio of the control gate to the floating gate, determines the voltage necessary for the efficient transfer of charge to and/or from the floating gate. In particular, a tunnel oxide in the range from 8 to 9 nm will usually require a voltage of such high level that it is necessary to include high voltage transistors on the substrate for controlling this high voltage. The gate oxide of these high voltage transistors must be much thicker than the tunnel oxide of the memory cells: typically, 15 to 25 nm is used.

[0005] Moreover, there is an insulating layer between the control gate and the floating gate of the memory cell, which is typically made of oxide-nitride-oxide (ONO).

[0006] Therefore, in a process in which floating gate memory cells, logic transistors and high voltage transistors must be made on the same substrate there are typically at least the following four oxide/insulating layers:

[0007] the tunnel oxide of the memory cell;

[0008] the gate oxide of the high voltage transistor;

[0009] the gate oxide of the logic transistor; and

[0010] the insulating layer between the control gate and the floating gate of the memory cell.

[0011] Until now these oxide-insulating layers were provided in different thicknesses, thereby adding to the costs of the process and introducing reliability risks.

[0012] H. Watanabe, e.a., “Scaling of Tunnel Oxide Thickness for Flash EEPROMs Realizing Stress-Induced Leakage current Reduction”, 1994 Symposium on VLSI Technology Digest of Technical Papers, 1994, pp. 47-48, discloses a method for reducing stress-induced leakage current (SILC) in floating gate non-volatile memory cells. One of the measures taken is to lower the floating gate impurity concentration. As a result, the SILC level is reduced to such a level that the thickness of the tunnel oxide below the floating gate can be reduced to about 6 nm. In order to prevent an increase of the programming voltage to due to the lowered impurity concentration, it is proposed to apply an impurity concentration of 5 to 7×1019 cm−3.

[0013] T. Kubota, e.a., “The Effect of the Floating Gate/Tunnel SiO2 Interface on FLASH Memory Data Retention Reliability”, NEC Research & Development, Vol. 38, 1997, No. 4, pp. 412-418, state that the data retention time of a floating gate memory cell will be enhanced by lowering the impurity concentration since this will lower the SILC level.

[0014] By using the proposals made by Watanabe, e.a., and Kubota, e.a., it would be possible to scale the thickness of the tunnel oxide similarly as the process scales for the next generation. It is envisaged that gate oxides having thicknesses in the order of 2 to 5 nm will be used.

[0015] By making cells with a thin, very lightly doped polysilicon floating gate, it is possible to make such thin tunnel oxides and still have an acceptable level of SILC.

[0016] The object of the present invention is to provide a simplified method of manufacturing on a single substrate at least one memory cell and at least one logic transistor.

[0017] In order to achieve this object, the present invention claims a method of manufacturing on a single substrate at least one memory cell and at least one logic transistor;

[0018] the at least one memory cell comprising a floating gate, a tunnel oxide layer between the floating gate and the substrate, a control gate, and a control oxide layer between the control gate and the floating gate;

[0019] the at least one logic transistor comprising a logic transistor gate and a logic transistor gate oxide between the logic transistor gate and the substrate, characterized in that the tunnel oxide layer of the memory cell and the logic transistor gate oxide are made in a same step and have a same or substantially same predetermined first thickness.

[0020] Since it is possible to control the SILC level by choosing a proper impurity concentration of the non-volatile memory floating gate, the tunnel oxide layer thickness of the memory cell can be designed such that it is equal to the thickness of the logic transistor gate oxide. Thus, they can be made in the same step of the process, which reduces costs and enhances reliability.

[0021] A similar approach can be used to simplify the process of integrating floating gate memory cells and the high voltage transistors needed for the programming and deprogramming of the memory cells on the same substrate. Therefore, the invention also relates to a method of manufacturing on a single substrate at least one memory cell and at least one high voltage transistor;

[0022] the at least one memory cell comprising a floating gate, a tunnel oxide layer between the floating gate and the substrate, a control gate, and a control oxide layer between the control gate and the floating gate;

[0023] the at least one high voltage transistor comprising a high voltage transistor gate and a high voltage transistor gate oxide between the high voltage transistor gate and the substrate,

[0024] characterized in that the high voltage transistor gate oxide comprises a first gate oxide layer on top of the substrate and a second gate oxide layer on top of the first gate oxide layer,

[0025] in that the first gate oxide layer and the tunnel oxide layer of the memory cell are made in a same first step and have a same or substantially same predetermined first thickness,

[0026] and in that the second gate oxide layer and the control oxide layer of the memory cell are made in a same second step and have a same or substantially same predetermined second thickness.

[0027] By splitting up the gate oxide of the high voltage transistor into a first gate oxide layer and a second gate oxide layer, with the first gate oxide layer thickness being made in the same manufacturing step as the tunnel oxide of the memory cell and the second gate oxide layer being made in the same manufacturing step as the insulating layer between the control gate and the floating gate of the memory cell, a more cost-effective and more reliable process is obtained. Then, both the thicknesses of the tunnel oxide, the insulating layer between the control gate and the floating gate in the memory cell and the gate oxide of the high voltage transistor can be designed in accordance with any requirement because the doping concentration of the floating gate of the memory cells can be selected so as to be low enough to provide the required freedom of design.

[0028] These processes can also be integrated in order to have memory cells, logic transistors and high voltage transistors integrated on one single substrate in accordance with the invention.

[0029] Then, instead of four different oxide/insulating layers there are only two: a first oxide layer directly on the substrate, that is used as a tunnel oxide in the memory cell, as a gate oxide in the logic transistor, and as the first gate oxide layer in the high voltage transistor, and a second oxide layer which is used as an insulating layer between the control gate and the floating gate of the memory cell and as a second gate oxide layer in the high voltage transistor. It is evident that such an integrated process is cheaper than the process in accordance with the prior art because fewer masks are needed and fewer process steps are required.

[0030] The thickness of the tunnel oxide, the first gate oxide layer and the gate oxide layer of the logic transistor is preferably in the range between 2 and 10 nm, even more preferably between 4 and 8 nm.

[0031] The doping concentration of the floating gate is preferably less than 1×1020 per cm3, preferably less than 4×1019 cm−3.

[0032] A further advantage can be obtained if the logic gate transistor comprises a first gate layer on top of the logic transistor gate oxide and a second gate layer on top of the first gate layer. The first gate layer and the floating gate are preferably made simultaneously and have the same or substantially same predetermined third thickness and the same or substantially same predetermined doping concentration.

[0033] The second gate layer of the logic transistor is preferably made in the same manufacturing step as, if applicable, the gate of the high voltage transistor.

[0034] The present invention does not only relate to a method but also to a semiconductor device comprising on a single substrate at least one memory cell and at least one logic transistor;

[0035] the at least one memory cell comprising a floating gate, a tunnel oxide layer between the floating gate and the substrate, a control gate, and a control oxide layer between the control gate and the floating gate;

[0036] the at least one logic transistor comprising a logic transistor gate and a logic transistor gate oxide between the logic transistor gate and the substrate, characterized in that the tunnel oxide layer of the memory cell and the logic transistor gate oxide have a same or substantially same predetermined first thickness.

[0037] In a further embodiment the present invention also relates to a semiconductor device comprising on a single substrate at least one memory cell and at least one high voltage transistor;

[0038] the at least one memory cell comprising a floating gate, a tunnel oxide layer between the floating gate and the substrate, a control gate, and an a control oxide layer between the control gate and the floating gate;

[0039] the at least one high voltage transistor comprising a high voltage transistor gate and a high voltage transistor gate oxide between the high voltage transistor gate and the substrate,

[0040] characterized in that the high voltage transistor gate oxide comprises a first gate oxide layer on top of the substrate and a second gate oxide layer on top of the first gate oxide layer,

[0041] in that the first gate oxide layer and the tunnel oxide layer of the memory cell have a same or substantially same predetermined first thickness,

[0042] and in that the second gate oxide layer and the control oxide layer of the memory cell have a same or substantially same predetermined second thickness.

[0043] Hereinafter, the present invention will be illustrated with reference to some drawings, which are intended for illustration purposes only and do not limit the scope of the present invention, which is defined only by the annexed claims.

[0044] FIG. 1 shows, in a very schematical way and not drawn to scale, a floating gate memory cell, a high voltage transistor, and a logic transistor on a single substrate.

[0045] FIGS. 2 and 3 show alternative embodiments of the invention.

[0046] In the figure, the memory cell 3 comprises a floating gate 5 that is separated from the substrate 1 by a tunnel oxide 11. A source 7 and a drain 9 may be made in the substrate for programming and deprogramming actions, as is known to persons skilled in the art. The memory cell 3 also comprises a control gate 15 that is separated from the floating gate 5 by an insulating layer 13. The insulating layer 13 may be made of oxide-nitride-oxide as is known to persons skilled in the art. However, in accordance with one embodiment of the present invention, the insulating layer 13 is preferably made of a SiO2 layer only.

[0047] A high voltage transistor 17, required for the writing and erasing functions of the memory cell 3, is also provided on the same substrate 1.

[0048] The high voltage transistor 17 comprises a gate 15′ on top of a gate oxide. The gate oxide, in accordance with the present invention, comprises two layers: a first gate oxide layer 11′ and a second gate oxide layer 13′ on top of the first gate oxide layer 11′. The first gate oxide layer 11′ contacts the substrate 1. A source 21 and a drain 23 are provided in the substrate, as is known to persons skilled in the art.

[0049] A logic transistor 25, which forms part of one or more logical circuits, is also provided on the substrate 1. The logic transistor comprises a gate which, in accordance with one embodiment of the present invention, comprises two layers: a first gate 5′ and a second gate 15″.

[0050] The logic transistor 25 also comprises a gate oxide 11″ between the gate 5′, 15″, and the substrate 1.

[0051] A source 27 and a drain 29 are provided in the usual way.

[0052] In accordance with the invention, the doping concentration of the floating gate 5 can be chosen to be so low that the thickness of the tunnel oxide 11 equals the thickness of the gate oxide 11″ of the logic transistor 25, and that the SILC level of the memory cell 3 is still o low that the charge retention requirement, e.g. 10-years, of the memory cell can still be met. Because the thickness of the tunnel oxide 11 equals the thickness of the gate oxide 11″, they can be made in the same manufacturing step, which reduces costs and enhances reliability.

[0053] In accordance with a further embodiment of the present invention, the first gate oxide layer 11′ of the high voltage transistor 17 has the same or substantially same thickness as the tunnel oxide 11 of the memory cell 3. Therefore, in this embodiment the first gate oxide layer 11′ of the high voltage transistor 17, be made in the same manufacturing step as the tunnel oxide 11 of the memory cell 3. In a process in which a memory cell 3, the high voltage transistor 17, as well as a logic transistor 25 are made on the same single substrate 1, the tunnel oxide 11, the first gate oxide 11′, and the gate oxide 11″ can have equal thicknesses and be made in the same manufacturing step.

[0054] Since the total thickness of the gate oxide 11′, 13′ of the high voltage transistor 17 must be greater than the thickness of the tunnel oxide 11 of the memory cell 3, the second gate oxide layer 13′ of the high voltage transistor 17 must be designed such that the requirements can be met. Preferably, the insulating layer 13 between the control gate 15 and the floating gate 5 is also made of SiO2 and has the same or substantially same thickness as the second gate oxide layer 13′ of the high voltage transistor 17. Then, these two layers 13, 13′ can be made in a single manufacturing step, thereby further reducing costs and enhancing reliability.

[0055] The thickness of the oxide layer 11, 11′, 11″ is preferably in the range between 2 and 10 nm, and more preferably is a range between 4 and 8 nm. In this latter range, the value of the switching voltage of the logic transistor 25 is preferably between 1.5 and 3.5 V, and will typically be 2.5 V.

[0056] The switching voltage of the high voltage transistor 17 is preferably in the range of 15-20 V. This requires a total thickness of the gate oxide layers 11′, 13′ of 15-30 nm.

[0057] The floating gate 5 may be either n-type, e.g., made by implanting P or As atoms, or p-type, e.g., made by implanting B or In atoms. The doping concentration of the floating gate 5 is preferably less than 1×1020 per cm3, and more preferably less than 4×1019 per cm3.

[0058] In a further embodiment, the gate of the logic transistor 25 has two layers 5′ and 15″ which are also necessary in other parts of the process. The first gate layer 5′ is preferably manufactured in the same step as the floating gate 5 of the memory cell 3 and made of the same material with the same doping characteristics and in the same or substantially same thickness.

[0059] The second gate layer 15″ is preferably made in the same manufacturing step as the control gate 15 of the memory cell 3 and the gate 15′ of the high voltage transistor 17.

[0060] By providing the gate of logic gate transistor 25 with two such layers 5′, 15″, the following advantages are obtained. The floating gate 5 is thinner than the logic gate 5′, 15″, which reduces the topology in the memory map and simplifies the manufacturing process. Another advantage of a thinner floating gate 5 is that the grain size of the polysilicon in the gate is related to the floating gate thickness. The thinner the floating gate 5, the smaller the grain size will be, while gates with smaller grains have the advantage of better programming and deprogramming properties. Moreover, they potentially have a higher reliability.

[0061] In a further embodiment, shown in FIG. 2, the high voltage transistor gate also comprises two layers 6′ and 15′. As is further shown in FIG. 2, also the control gate of the memory cell 3 may comprise two layers 6, 15. By providing the additional layers 6 and 6′ in a suitable thickness, the control gate thickness, high voltage transistor gate thickness and logic transistor gate thickness can be made equal. This simplifies the manufacturing process since these gates can then be patterned in the same etching step.

[0062] For completeness, FIG. 3 shows an embodiment in which the logic transistor gate comprises only one layer 5′ that is made in the same manufacturing step as floating gate 5.

Claims

1. Method of manufacturing on a single substrate (1) at least one memory cell (3) and at least one logic transistor (25);

the at least one memory cell comprising a floating gate (5), a tunnel oxide layer (11) between the floating gate and the substrate (1), a control gate (15; 6, 15), and a control oxide layer (13) between the control gate (15; 6, 15) and the floating gate (5);

the at least one logic transistor (25) comprising a logic transistor gate (5′; 5′, 15″) and a logic transistor gate oxide (11″) between the logic transistor gate (5′, 5′, 15″) and the substrate (1),

characterized in that the tunnel oxide layer (11) of the memory cell (3) and the logic transistor gate oxide (11″) are made in a same step and have a same or substantially same predetermined first thickness.

2. Method of manufacturing on a single substrate (1) at least one memory cell (3) and at least one high voltage transistor (17);

the at least one memory cell comprising a floating gate (5), a tunnel oxide layer (11) between the floating gate and the substrate (1), a control gate (15; 6, 15), and a control oxide layer (13) between the control gate (15; 6, 15) and the floating gate (5);

the at least one high voltage transistor (17) comprising a high voltage transistor gate (15′; 5, 15′) and a high voltage transistor gate oxide (11′, 13′) between the high voltage transistor gate (15′; 6, 15′) and the substrate (1), characterized

in that high voltage transistor gate oxide (11′, 13′) comprises a first gate oxide layer (11′) on top of the substrate (1) and a second gate oxide layer (13′) on top of the first gate oxide layer (11′),

in that the first gate oxide layer (11′) and the tunnel oxide layer (11) of the memory cell are made in a same first step and have a same or substantially same predetermined first thickness,

and in that the second gate oxide layer (13′) and the control oxide layer (13) of the memory cell (3) are made in a same second step and have a same or substantially same predetermined second thickness.

3. Method in accordance with

claim 2, said method also including the manufacture of at least one logic transistor (25) on said substrate (1);

the at least one logic transistor (25) comprising a logic transistor gate (5′; 5′, 15″) and a logic transistor gate oxide (11″) between the logic transistor gate (5′, 5′, 15″) and the substrate (1), characterized in that the logic transistor gate oxide (11″) is also made in the same first step and has the same or substantially same predetermined first thickness.

4. Method according to any one of the preceding claims, wherein said first thickness is between 2 and 10 nm.

5. Method according to

claim 4, wherein said first thickness is between 4 and 8 nm.

6. Method according to any one of the preceding claims, wherein said floating gate (5) has a doping concentration of less than 1×1020 cm−3, preferably less than 4×1019 cm−3.

7. Method according to any one of the preceding claims, wherein said logic gate transistor (25) comprises a first gate layer (5′) on top of said logic transistor gate oxide (11′) and a second gate layer (15″) on top of said first gate layer (5′).

8. Method according to

claim 7, wherein said first gate layer (5′) and said floating gate (5) are made simultaneously and have a same or substantially same predetermined third thickness and a same or substantially same predetermined doping concentration.

9. Method according to

claim 3, wherein said logic gate transistor (25) comprises a first gate layer (5′) on top of said logic transistor gate oxide (11′) and a second gate layer (15″) on top of said first gate layer (5′), said first gate layer (5′) and said floating gate (5) are made simultaneously and have a same or substantially same predetermined third thickness and a same or substantially same predetermined doping concentration, and said second gate layer (15″) and said high voltage transistor gate (15′) are made simultaneously and have a same or substantially same predetermined fourth thickness.

10. Method according to

claim 9, wherein said high voltage transistor gate comprises a first high voltage transistor gate layer (6′) on top of the high voltage transistor gate oxide (11′, 13′) and a second high voltage transistor gate layer (15′) on top of the first high voltage transistor gate layer (6′), the first high voltage transistor layer (6′) and the first gate layer (5′) being made simultaneously and having a same or substantially same predetermined fifth thickness.

11. Method according to

claim 10, wherein said control gate has a first control gate layer (6) on top of the control oxide layer (13) and a second control gate layer (15) on top of the first control gate layer (6), said first control gate layer (6) and the first gate layer (5′) being made simultaneously and having said same or substantially same predetermined fifth thickness.

12. Semiconductor device comprising on a single substrate (1) at least one memory cell (3) and at least one logic transistor (25);

the at least one memory cell comprising a floating gate (5), a tunnel oxide layer (11) between the floating gate and the substrate (1), a control gate (15; 6, 15), and a control oxide layer (13) between the control gate (15; 6, 15) and the floating gate (5);

the at least one logic transistor (25) comprising a logic transistor gate (5′; 5′, 15″) and a logic transistor gate oxide (11″) between the logic transistor gate (5′; 5′, 15″) and the substrate (1), characterized in that the tunnel oxide layer (11) of the memory cell (3) and the logic transistor gate oxide (11″) have a same or substantially same predetermined first thickness.

13. Semiconductor device comprising on a single substrate (1) at least one memory cell (3) and at least one high voltage transistor (17);

the at least one memory cell comprising a floating gate (5), a tunnel oxide layer (11) between the floating gate and the substrate (1), a control gate (15; 6, 15), and a control oxide layer (13) between the control gate (15; 6, 15) and the floating gate (5);

the at least one high voltage transistor (17) comprising a high voltage transistor gate (15′; 6′, 15′) and a high voltage transistor gate oxide (11′, 13′) between the high voltage transistor gate (15′; 6′, 15′) and the substrate (1), characterized

in that the high voltage transistor gate oxide (11′, 13′) comprises a first gate oxide layer (11′) on top of the substrate (1) and a second gate oxide layer (13′) on top of the first gate oxide layer (11′),

in that the first gate oxide layer (11′) and the tunnel oxide layer (11) of the memory cell have a same or substantially same predetermined first thickness,

and in that the second gate oxide layer (13′) and the control oxide layer (13) of the memory cell (3) have a same or substantially same predetermined second thickness.

14. Semiconductor device according to

claim 13, wherein said semiconductor device also includes at least one logic transistor (25) on said substrate (1);

the at least one logic transistor (25) comprising a logic transistor gate (5′; 5′, 15″) and a logic transistor gate oxide (11″) between the logic transistor gate (5′; 5′, 15″) and the substrate (1), characterized in that the logic transistor gate oxide (11″) also has the same or substantially same predetermined first thickness.

15. Semiconductor device according to any one of the preceding claims 12-14, wherein said first thickness is between 2 and 10 nm.

16. Semiconductor device according to

claim 15, wherein said first thickness is between 4 and 8 nm.

17. Semiconductor device according to any one of the preceding claims 12-16, wherein said floating gate (5) has a doping concentration of less than 1×1020 cm−3, preferably less than 4×1019 cm−3.

18. Semiconductor device according to any one of the preceding claims 12-17, wherein said logic gate transistor (25) comprises a first gate layer (5′) on top of said logic transistor gate oxide (11′) and a second gate layer (15″) on top of said first gate layer (5′).

19. Semiconductor device according to

claim 18, wherein said first gate layer (5′) and said floating gate (5) have a same or substantially same predetermined third thickness and a same or substantially same predetermined doping concentration.

20. Semiconductor device according to

claim 14, wherein said logic gate transistor (25) comprises a first gate layer (5′) on top of said logic transistor gate oxide (11′) and a second gate layer (15″) on top of said first gate layer (5′), said first gate layer (5′) and said floating gate (5) have a same or substantially same predetermined third thickness and a same or substantially same predetermined doping concentration, and said second gate layer (15″) and said high voltage transistor gate (15′) have a same or substantially same predetermined fourth thickness.

21. Semiconductor device according to

claim 20, wherein said high voltage transistor gate comprises a first high voltage transistor gate layer (6′) on top of the high voltage transistor gate oxide (11′, 13′) and a second high voltage transistor gate layer (15′) on top of the first high voltage transistor gate layer (6′), the first high voltage transistor layer (6′) and the first gate layer (5′) having a same or substantially same predetermined fifth thickness.

22. Semiconductor device according to

claim 21, wherein said control gate has a first control gate layer (6) on top of the control oxide layer (13) and a second control gate layer (15) on top of the first control gate layer (6), said first control gate layer (6) and the first gate layer (5′) having said same or substantially same predetermined fifth thickness.