METHOD OF FABRICATING TFT WITH SELF-ALIGNED STRUCTURE

Abstract

A method of fabricating a thin film transistor (TFT) with self-aligned structure. A substrate is provided, with a semiconductor layer and gate insulation layer formed in sequence thereon, followed by formation of a conductive layer on the gate insulation layer, and definition of the conductive layer to form a gate conductive layer and a dummy conductive layer. The dummy conductive layer is on both sides of the gate conductive layer and provided with a gap therebetween. A first ion implantation is performed via the gap to form a lightly doped region on the semiconductor layer thereunder, and a sacrificial layer is formed to fill the gap. The dummy conductive layer is removed. The gate conductive layer and the remaining sacrificial layer are used as a mask. Finally, a second ion implantation is performed to form a heavily doped source/drain region on the semiconductor layer.

Description

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a method of fabricating thin film transistor (TFT), and more particularly, to a method of fabricating a TFT with self-aligned structure.

[0003] 2. Description of the Related Art

[0004] Polysilicon thin film transistors (Poly-Si TFT) have been widely used in active matrix liquid crystal display (AMLCD) and static random access memory (SRAM) applications. One of the major problems of poly-Si TFTs is OFF-state leakage current, which causes charge loss in LCDs or high standby power dissipation in SRAMs. Seeking to solve this problem, conventional lightly doped drain (LDD) structures have been used to reduce the drain field, thereby reducing the leakage current. The conventional method of forming Poly-Si TFT with a LDD structure is shown with reference to FIGS. 1A˜1B.

[0005] Firstly, as shown in FIG. 1A, a transparent insulating substrate 10 is provided, with a semiconductor layer 12 formed on a predefined surface thereof, with a gate insulating layer 14 formed covering the semiconductor layer 12. Conventionally, a first mask process forms a patterned photoresist layer 16 on the gate insulating layer 14, and the patterned photoresist 16 is used as a mask in a heavy ion implantation 17 creating a heavily doped region 18 in the semiconductor layer 12, such that the heavily doped region 18 serves as a source/drain region.

[0006] Next, as shown in FIG. 1B, after removing the patterned photoresist 16, a second mask process is performed on the gate insulating layer 14 to determine and form a gate layer 20, the gate layer 20 covering only a part of the undoped regions of the semiconductor layer 12 to predefine the LDD position. Moreover, using gate layer 20 as a mask, a light ion implantation process 21 forms a lightly doped region 22 on the undoped region on both sides of the gate layer 20 in the semiconductor layer 12. Thus, the lightly doped region 22 serves as the LDD structure and the region of the semiconductor layer 12 covered by the gate layer 20 serves as a channel region.

[0007] However, in the conventional method of determining the position of the LDD structure, an extra photomask process is required, thus errors in alignment are easily caused by resulting shifts in the LDD structure. Excessive shifts in LDD structure can seriously affect the electrical performance of the poly-TFT.

SUMMARY OF THE INVENTION

[0008] An object of the present invention is thus to provide a method of fabricating TFT with a self-aligned structure.

[0009] The present invention only employs one photomask step to define an exact position of the gate and the LDD, thereby reducing conventional process by one photomask step and avoiding alignment errors, further improving electrical performance of the poly-Si TFT.

[0010] In order to achieve these objects, the present invention provides a method of fabricating TFT with a self-aligned structure, comprising providing a substrate with a semiconductor layer and gate insulation layer formed thereon in sequence, followed by formation of a conductive layer on the gate insulation layer, and definition of the conductive layer to form a gate conductive layer and a dummy conductive layer. The dummy conductive layer is on both sides of the gate conductive layer and is provided with a gap therebetween. Next, a first ion implantation is performed via the gap to form a lightly doped region on the semiconductor layer thereunder, and a sacrificial layer is formed to fill the gap. The dummy conductive layer is then removed. The gate conductive layer and a part of the remaining sacrificial layer are used as a mask. Finally, a second ion implantation is performed to form a heavily doped source/drain region on the semiconductor layer.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] These and other objects of the present invention can be more fully understood by reading the subsequent detailed description in conjunction with the examples and references made to the accompanying drawings, in which:

[0012] FIG. 1A and FIG. 1B are schematic views showing a method for fabricating a poly-Si TFT with a self-aligned structure according to prior art; and

[0013] FIGS. 2A to 2I are schematic views showing a method for fabricating a poly-Si TFT with a self-aligned structure according to the preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0014] FIGS. 2A to 2I are schematic views showing a method for fabricating a poly-Si TFT with a self-aligned structure according to the present invention.

[0015] First, as shown in FIG. 2A, a transparent insulating substrate 30 and a semiconductor layer 32 (e.g., polysilicon layer) are formed on a predefined surface of a transparent insulating substrate 30, wherein the semiconductor layer 32 has a preferred thickness of about 400 to 450 Å. Moreover, a gate insulating layer 34 is formed conformally over the semiconductor layer 32 (e.g., polysilicon layer), wherein the gate insulating layer 34 is formed by silicon oxide and silicon nitride in sequence and provided with a preferred ratio of silicon oxide to silicon nitride of 2:1, forming an effective thickness of about 800 to 1200 Å.

[0016] Next, as shown in FIG. 2B, a conductive layer is formed on the gate insulating layer 34, with subsequent photolithography and etching forming a gate conductive layer 36 and a dummy conductive layer 38, wherein the conductive layer is preferably made of molybdenum metal and has a preferred thickness of about 2000 to 4000 Å. The dummy conductive layer 38 is on both sides of the gate conductive layer 36 and is provided with a gap 37 therebetween, with a preferred width of 1 micron to serve as a symmetrical LDD structure. It should be noted that the positions of the LDD and the gate are defined by one photomask step, compared with the multiple steps of the prior art. The present invention saves one photomask step, avoiding alignment errors and thus improving the electrical performance of the poly-Si TFT.

[0017] Next, as shown in FIG. 2C, N-MOS poly-Si TFT is used in a preferred embodiment. A first ion implantation process, employing P or As ions at a concentration of 1×1013˜1×1014 cm−2, is performed via the gap 37 to form a lightly doped region 42 and serve as an LDD structure on the semiconductor layer 32 thereunder.

[0018] Subsequently, as shown in FIG. 2D, a sacrificial layer 44 is formed by means of spin coating to fill the gap 37 and cover gate conductive layer 36 and dummy conductive layer 38 to form a flat layer of uniform thickness, with strong adhesion and no defects. Similar to the function of positive photoresist material to protect the device of the poly-Si TFT, wherein the material is photosensitive material and, more particularly, acrylic-based organic material. The sacrificial layer 44 has a preferred thickness of about 2.5 to 3 micron above the surface of the gate insulating layer 34, wherein the deposited thickness of the sacrificial layer 44 is related to the viscosity of the organic solution on the substrate 30, also influenced by the speed of the spinner.

[0019] Next, as shown in FIG. 2E, partial exposure and development are performed in sequence to remove a part of the sacrificial layer 44, forming a remaining sacrificial layer 44A, thereby exposing the surface of the gate conductive layer 36 and the dummy conductive layer 38. Partial exposure is performed by means of controlling the intensity of exposure (=energy*time) to control the thickness of the sacrificial layer 44. In other words, by means of adjusting the time to change the intensity of exposure. Thus, it is ensured that the surface of the gate conductive layer 36 is formed without residue, the intensity of exposure is adjusted, slightly thinning the remaining sacrificial layer 44A compared with the gate conductive layer 36. The wavelength of light source for the exposure procedure herein is 3650 Å at what is referred to as the i-line. The light source of the exposure provides energy, to react the sacrificial layer above the gate conductive layer 36. Cleanout with developing solvent at, for example, 5 seconds, is performed more easily because of the long exposure time. The sacrificial layer 44 below the gate conductive layer 36 is unreacted with light due to the buffer from the original thickness of the sacrificial layer 44 or the shorter exposure time lead to receive a less intense exposure, therefore it is still present.

[0020] Thereafter, as shown in FIG. 2F, a patterned photoresist 46 is formed on the gate conductive layer 36 and a part of a remaining sacrificial layer 44B.

[0021] Next, as shown in FIG. 2G, wet etching is performed with the photoresist 46 as a hard mask, such that the dummy conductive layer 38 on both sides of the gate conductive layer 36 is removed, preferably with a phosphoric acid-based solution as etchant.

[0022] Subsequently, as shown in FIG. 2H, the photoresist 46 is removed by dry plasma method. Thereafter, a second ion implantation process is performed with the gate conductive layer 36 and a part of the remaining sacrificial layer 44B beside the gate conductive layer 36 as a hard mask, employing, for example, P ions or As ions at a concentration of 1×1015˜1×1016 cm−2, performing a heavy ion implantation process 48 to form a heavily doped region 50 in the semiconductor layer 32 uncovered by the hard mask as described.

[0023] Finally, the remaining sacrificial layer 44A is removed by means of etching to form a typical N-MOS TFT structure, as shown in FIG. 2I. The structure is defined by a lightly doped region 42 serving as a self-aligned LDD structure, a heavily doped region 50 as a source/drain region, and the undoped region of the semiconductor layer 32 as a channel. The length of the channel region is generally longer than 3 microns.

[0024] Although the N-MOS TFT structure is used in the above example, the present invention is not limited thereto, the P-MOS structure can also be manufactured in accordance with the above method by those skilled in the art.

[0025] While the invention has been described by way of example and in terms of the above, it is to be understood that the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements as would be apparent to those skilled in the art. Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims

1. A method of fabricating a thin film transistor (TFT) with self-aligned structure, comprising:

providing a substrate, with a semiconductor layer and gate insulation layer formed in sequence thereon;

forming a conductive layer on the gate insulation layer;

defining the conductive layer to form a gate conductive layer and a dummy conductive layer, wherein the dummy conductive layer is on both sides of the gate conductive layer and is provided with a gap therebetween;

performing a first ion implantation process via the gap to form a lightly doped region on the semiconductor layer thereunder;

forming a sacrificial layer to fill the gap;

removing the dummy conductive layer; and

performing a second ion implantation process to form a heavily doped source/drain region on the semiconductor layer with the gate conductive layer and the sacrificial layer used as a mask.

2. The method according to claim 1, wherein the substrate is a transparent insulating substrate.

3. The method according to claim 2, wherein the transparent insulating substrate is made of glass.

4. The method according to claim 1, wherein the semiconductor layer is a polysilicon layer.

5. The method according to claim 1, wherein the conductive layer is a metal layer.

6. The method according to claim 5, wherein the metal layer is a molybdenum layer.

7. The method according to claim 1, wherein the gap on both sides of the gate conductive layer is substantially equal.

8. The method according to claim 1, wherein the sacrificial layer is a photosensitive material.

9. The method according to claim 8, wherein the photosensitive material is an acrylic-based organic material.

10. The method according to claim 1, wherein the sacrificial layer is formed by spin coating.

11. The method according to claim 1, wherein removal of the dummy conductive layer is performed by wet etching.

12. A method of fabricating a thin film transistor (TFT) with self-aligned structure, comprising:

providing a substrate, with a semiconductor layer and a gate insulation layer formed in sequence thereon;

forming a conductive layer on the gate insulation layer;

defining the conductive layer to form a gate conductive layer and a dummy conductive layer, wherein the dummy conductive layer is on both sides of the gate conductive layer and is provided with a gap therebetween;

performing a first ion implantation process via the gap to form a lightly doped region as a LDD structure on the semiconductor layer thereunder;

forming a sacrificial layer to fill the gap and cover the gate conductive layer and the dummy conductive layer;

performing partial exposure and development in sequence to remove a part of the sacrificial layer such that the gate conductive layer and the dummy conductive layer is exposed.

forming a patterned photoresist on the gate conductive layer and a part of the remaining sacrificial layer.

using the photoresist as a mask to remove the dummy conductive layer;

removing the photoresist layer;

performing a second ion implantation process to form a heavily doped source/drain region on the semiconductor layer using the gate conductive layer and the remaining sacrificial layer as a mask; and

removing the remaining sacrificial layer.

13. The method according to claim 12, wherein the substrate is made of glass.

14. The method according to claim 12, wherein the semiconductor layer is a polysilicon layer.

15. The method according to claim 12, wherein the conductive layer is a metal layer.

16. The method according to claim 12, wherein the width of the gap on both sides of the gate conductive layer is substantially equal.

17. The method according to claim 12, wherein the sacrificial layer is an acrylic-based photosensitive organic material.

18. The method according to claim 12, wherein the sacrificial layer is formed by spin coating.

19. The method according to claim 12, wherein the thickness of the sacrificial layer is controlled by regulating the intensity of the partial exposure.

20. The method according to claim 12, wherein the dummy conductive layer is removed by wet etching.