Atomic layer deposition of interpoly oxides in a non-volatile memory device
Aluminum oxide is deposited by atomic layer deposition to form a high-k dielectric for the interpoly dielectric layer of a non-volatile memory device. The increased capacitive coupling can allow a thicker oxide layer to be used between the floating gate and the control gate, resulting in improved reliability and longer lifetime of the memory cells fabricated according to this invention.
The present application is a division of U.S. patent application Ser. No. 10/243,379, filed Sep. 12, 2002, incorporated herein by reference.
BACKGROUND OF THE INVENTIONThe present invention relates to integrated circuits, and more particularly to nonvolatile integrated memories.
The memory cell is read by applying a voltage between the regions 140, applying a voltage between one of the regions 140 and control gate 170, and detecting a current through the other one of the regions 140. The memory cell is written (programmed or erased) by modifying a charge on floating gate 110. Floating gate 110 is completely insulated on all sides. To modify the charge on the floating gate, electrons are transferred between the floating gate and substrate 150 through oxide 130. The electrons can be transferred by Fowler-Nordheim tunneling or hot electron injection. See “Nonvolatile Semiconductor Memory Technology” (1998) edited by W. D. Brown and J. E. Brewer, pages 10-25, incorporated herein by reference. The electron transfer requires a voltage to be established between the floating gate and a substrate region (the substrate region can be channel 150 or a source/drain region 140). This voltage is established by creating a voltage between the substrate region and the control gate. The control gate voltage is coupled to the floating gate. To reduce the voltage required to be created between the substrate region and the control gate, a high capacitive coupling is needed between the floating and control gates. A high specific capacitance (capacitance per unit area) can be obtained between the floating and control gates by reducing the thickness of dielectric layer 160. However, dielectric layer 160 functions as a barrier to a charge leakage from the floating gate to the control gate. Therefore, dielectric 160 has to be a high quality, thin, uniform dielectric in order to provide good data retention (low leakage) and ensure a predictable high capacitive coupling between the floating and control gates.
Dielectric 160 can be silicon dioxide as shown in
This section summarizes some features of the invention. The invention is defined by the appended claims that are incorporated into this section by reference.
In some embodiments of the present invention, the silicon nitride layer of the ONO is substituted with a high-k dielectric layer formed by a deposition technique known as atomic layer deposition (ALD).(“High-k” refers to materials having a dielectric constant greater than about 4). Using ALD, single monolayers of the high-k material can be formed at a time, resulting in a nearly perfect crystal structure with fewer crystal defects or pin holes. Reducing the number of defects reduces the number of defect states, which allow undesired electron transport across the oxide barrier. Therefore the leakage current is minimized, while the dielectric constant remains higher than that of silicon dioxide by a factor of 2-6 times. Aspects of the invention include the method for forming the atomic monolayers, and their inclusion in an interpoly stack of a flash memory cell.
In a first embodiment of the invention, the middle layer of silicon nitride in a conventional ONO interpoly stack is substituted with a high-k dielectric film deposited using an ALD process. After the ALD process, a second layer of silicon dioxide can be deposited on the surface of the high-k layer, using the usual high temperature oxide (HTO) techniques.
Optionally, other dielectric layers (e.g. silicon nitride, oxynitride) can be formed on the thermally grown silicon dioxide layer.
In some embodiments, dielectric 160 can include only layers made with ALD, rather than a mutli-layer stack of HTO/high-k oxide/HTO.
The invention is applicable to split gate memories and other flash and non-flash floating gate memories, known or to be invented. Other features of the invention are described below. The invention is defined by the appended claims.
BRIEF DESCRIPTION OF THE DRAWINGS
Source/drain regions 140 are formed by doping. Additional layers (not shown) may be formed to provide select gates, erase gates, or other features. See the aforementioned U.S. Pat. No. 6,355,524 B1 for an exemplary memory fabrication process that can be modified to incorporate the atomic-layer deposition oxide described above.
Semiconductor substrate 120 (monocrystalline silicon or some other material) is processed to form a suitably doped channel region 150 (type P in
Then polysilicon layer 110 is deposited on top of the tunnel oxide and doped during or after deposition. The polysilicon layer can be fabricated using, for example, a POLYGEN chamber manufactured by Applied Materials, Inc. of Santa Clara, Calif. The polysilicon layer may be 1200 A-1800 A thick, deposited by low pressure chemical vapor deposition (LPCVD), and doped with phosphorus to a concentration of 1E19-1E20 atoms/cm3. The dopant may be applied via a gas mixture comprising SiH4/PH3 at 610 C, at 250-300 Torr, or by ion implantation.
Polysilicon layer 110 will provide the floating gates and, possibly, other circuit elements as needed for the peripheral circuitry. Such elements may include interconnects, transistor gates, resistors and capacitor plates.
In a first embodiment, shown in
A number of high-k materials are of interest in forming the dielectric layers (e.g. layer 410) for thin capacitors. Table I below compares some dielectric materials with high-k materials which can be formed using atomic layer deposition.
According to Table I, aluminum oxide is among the most desirable materials because of its combination of a high energy gap for low leakage current, and a high dielectric constant for high capacitive coupling. The dielectric layer 410 formed by the ALD method of the present embodiment has a high dielectric constant, a low defect density, and fewer interface traps than for example CVD films, and so the reliability of the interpoly dielectric layer can be increased in flash memory cells. It is consequently possible to prevent charge leakage from the floating gate to the control gate and facilitate Fowler-Nordheim tunneling, thereby enhancing the erase operation. The increased coupling ratio leads to reduced applied voltage requirements, which, in turn, leads to longer life of the flash memory cells made in accordance with this invention.
Because of the desirable properties of aluminum oxide, the remainder of this specification will deal primarily with this material as the high-k dielectric material to be deposited by ALD. However it is clear that the techniques disclosed herein may be applied to other high-k dielectric materials (e.g. those listed in Table I) that can be deposited using ALD.
In the first embodiment of
The second layer of the trilayer structure of the interpoly dielectric 200 is the high-k film formed by ALD. The ALD process is outlined by the flow chart in
The high-k, e.g. aluminum oxide, layer 410 is next formed over the cleaned HTO surface by introducing an aluminum tri-methyl precursor gas alternating with water vapor, into the reaction chamber. Genus, Inc. of Sunnyvale, Calif. manufactures an ALD tool that can be used in connection with the process described herein. Although the process described herein is well suited to solving the problem of depositing Al2O3 on hydroxy-terminated silicon surfaces, it is entirely possible to use this process to deposit aluminum oxide on other surfaces including silicon dioxide, silicon oxynitride, silicon germanium, and on silicates.
As described in the flow chart of
The ALD process is inherently growth rate limited by the number of cycles of alternate exposure to the aluminum tri-methyl compound, and the oxidizing gas, with appropriate purging. For this embodiment the total thickness of the high-k dielectric layer 410 is about 8 nm, or in the range of 5 to 13 nm. The high-k film in this example is amorphous aluminum oxide, with a better atom-to-atom arrangement than may be obtained with other deposition methods, for example, chemical vapor deposition (CVD). The film is stoichiometric, i.e. Al2O3 rather than Al2-xO3, and should have no dangling bonds at the interface surface.
A second silicon oxide layer 420 may be formed on top of the high-k dielectric layer 410, as, for instance, a high temperature oxide by the LPCVD method. As described previously, such an oxide deposition can be performed at 750° C. by reacting dichlorosilane SiH2Cl2 in an N2O atmosphere at 300-500 mTorr. An exemplary thickness of layer 420 is 4 nm. Other thicknesses, processes, and process parameters may also be used.
Therefore, in one embodiment the overall thickness of dielectric layer 410, including silicon oxide layer 310, a high-k ALD aluminum oxide layer 410, and a silicon oxide layer 420 in a stack is 5+8+4 nm=17 nm in one embodiment.
Other high-k materials can be fabricated using the ALD process described above, and substituted as layer 410 for the aluminum oxide in the above example. For example other embodiments are shown in Table II below, which use mostly tetra-chloride precursors and water vapor to form the monolayers of the respective oxides. Continuous monolayer films may be formed by sequential introduction of the following precursor gases, followed by water vapor, under the following conditions, in the reactor mentioned above.
An annealing process can be included after deposition of the high-k material, if it is found that the film has less leakage or a higher breakdown voltage with such an extra anneal. For example, a Rapid Thermal Anneal (RTA) process may be performed after the deposition to anneal the high-k film. The process parameters for the RTA process may include a temperature of 950-960 C, and a pressure of 1 to 500 Torr of Ar for 30 seconds.
Known techniques can be used to complete the memory fabrication. Doped polysilicon 170, or some other conductive material, is deposited to provide the control gates and possibly wordlines, each of which provides the control gates for a row of memory cells. The stack of layers 170, 420, 410, 310, 110, 130 are patterned as needed, using an etch process.
For instance, the stack of layers including the high-k dielectric layer can be patterned by applying a photoresist mask to the polysilicon/interpoly dielectric stack. Such a mask protects the areas underneath the mask and exposes the unwanted areas to an etchant. A Cl2/HBr chemistry plasma etch will etch the top polysilicon layer. The underlying high-k layers may be etched using 6 mTorr chamber pressure and 500 top source power/−100 V back bias voltage. The etchant gases include chlorine Cl2, flowing at 50 SCCM (standard cubic centimeters per minute), and argon Ar, flowing at 100 SCCM at a pressure of 8 Torr back-side pressure. Lastly, the bottom polysilicon layer is etched using a Cl2/HBr chemistry plasma etch. The aluminum oxide and top and bottom polysilicon are etched through the mask openings to form strips extending in the bitline direction through the memory array.
In another embodiment, the top surface of oxide 420 may be nitrided, as shown in
In some embodiments, the surface concentration of nitrogen atoms is about 1E20 atom/cm3, and the thickness of the nitrided layer 420.1 at the top of layer 420 is below 1 nm, as shown in
In an alternative embodiment, the silicon oxide layers 310 and 420 of
In some embodiments, the use of high-k atomic layer deposited interpoly films may not lead to a significant change in the total physical thickness of dielectric 160. However, the specific capacitance between the floating and control gates increases by a factor of two in some embodiments depending on the deposition conditions. Other capacitance parameters can also be obtained. The increased capacitance can enhance the write/erase performance of the memory cell at a given voltage applied to the control gate, resulting in improved lifetime and reliability of the memory device.
Conductive layer 170 (
The films 170, 420, 410, 310, and 110 in
The memory cells of
The invention is not limited to the embodiments described above. For instance, the invention is not limited to the particular atomic layer deposition techniques or process parameters, layer thicknesses, or other details. Likewise, the invention is not limited to the particular shape of the floating and control gates or their positioning relative to each other, and the invention is not limited to particular materials. For example, polysilicon 110 can be replaced with amorphous silicon, monocrystalline silicon, or their combinations. Silicon dioxide (SiO2) can be replaced, or mixed with, silicon monoxide (we use the term “silicon oxide” to refer both to silicon dioxide and silicon monoxide). Other embodiments and variations within the scope of the invention, as defined by the appended claims, will occur to practitioners in view of the disclosure herein.
Claims
1. A method for manufacturing an integrated circuit comprising a nonvolatile memory, the method comprising:
- forming a first layer, the first layer being to provide one or more floating gates for the nonvolatile memory;
- forming a dielectric layer over the first layer, wherein forming the dielectric layer comprises forming a high-k dielectric layer by atomic layer deposition;
- forming a conductive layer separated from the first layer by the dielectric layer, the conductive layer providing one or more control gates for the nonvolatile memory;
- wherein the high-k dielectric layer comprises aluminum oxide;
- wherein forming the dielectric layer further comprises: forming a first silicon oxide layer over the first layer; forming the high-k dielectric layer on the first silicon oxide layer; and forming a second silicon oxide layer over the high-k dielectric layer.
2. The method of claim 1, further comprising patterning the first layer, the dielectric layer, and the conductive layer by lithographic processes after forming said conductive layer.
3. The method of claim 1, wherein the high-k dielectric layer has a dielectric constant greater than 7.5.
4. The method of claim 1, wherein the high-k dielectric layer comprises a high-k oxide layer.
5. The method of claim 1, further comprising nitriding the second silicon oxide layer.
6. The method of claim 1 wherein forming the high-k dielectric layer over the first layer comprises:
- providing a clean substrate upon which the first layer has been formed, within a reaction chamber;
- introducing a metallic precursor gas into the chamber;
- purging the chamber with an inert gas; and
- introducing an oxidizing gas into the chamber whereby a monolayer of high-k oxide is deposited on the substrate.
7. The method of claim 6, wherein the metallic precursor gas is Al(CH3)3.
8. The method of claim 6, wherein the oxidizing gas is water vapor or ozone.
9. The method of claim 6, wherein forming the high-k dielectric layer comprises repeating the steps of:
- introducing a metallic precursor gas into the chamber;
- purging the chamber with an inert gas;
- introducing an oxidizing gas into the chamber; and
- purging the chamber with an inert gas, to make additional monolayers of the high-k dielectric layer.
10. The method of claim 1 further comprising:
- (1) after forming the first silicon oxide layer and before forming the high-k dielectric layer, processing the first silicon oxide layer to form a hydroxy-terminated surface structure Si—O—H on a top surface of the first silicon oxide layer.
11. The method of claim 10 wherein the operation (1) comprises processing the first silicon oxide layer with H2O2 and/or NH4OH.
12. A method for manufacturing an integrated circuit comprising a nonvolatile memory, the method comprising:
- forming a first layer comprising silicon, the first layer being to provide one or more floating gates for the nonvolatile memory;
- forming a dielectric layer over the first layer, wherein forming the dielectric layer comprises depositing a first high temperature oxide over the first layer; depositing a high-k dielectric layer over the first oxide using atomic layer deposition; depositing a second high temperature oxide over the high-k dielectric layer; and
- forming a conductive layer separated from the first layer by the dielectric layer, the conductive layer providing one or more control gates for the nonvolatile memory;
- wherein the high-k dielectric layer comprises aluminum oxide.
13. The method of claim 12, wherein the high-k dielectric layer has a dielectric constant greater than 7.5.
14. The method of claim 12, wherein the high-k dielectric layer comprises a high-k oxide layer.
15. The method of claim 12 wherein depositing the high-k dielectric layer over the first oxide comprises depositing a plurality of monolayers of aluminum oxide by atomic layer deposition over the first layer.
16. A method for manufacturing an integrated circuit comprising a nonvolatile memory, the method comprising:
- (1) forming a first layer, the first layer being to provide one or more floating gates for the nonvolatile memory;
- (2) forming a dielectric layer over the first layer, wherein forming the dielectric layer comprises: (2A) forming a first silicon oxide layer over the first layer; (2B) processing the first silicon oxide layer to form a hydroxy-terminated surface structure Si—O—H on a top surface of the first silicon oxide layer; (2C) after forming the hydroxy-terminated surface structure, forming a high-k dielectric layer on the first silicon oxide layer;
- (3) wherein the method further comprises forming a conductive layer separated from the first layer by the dielectric layer, the conductive layer providing one or more control gates for the nonvolatile memory.
17. The method of claim 16 wherein the operation (2B) comprises:
- (2B-1) processing the first silicon oxide layer with a solution of a mixture of NH4OH, H2O2 and deionized water.
18. The method of claim 17 wherein the solution is at 45-55° C.
19. The method of claim 17 wherein the operation (2B) further comprises:
- (2B-2) processing the first silicon oxide layer with a solution of HCl, H2O2 and deionized water.
20. The method of claim 19 wherein the operation (2B-2) is performed after (2B-1).
21. The method of claim 20 wherein the operation (2B) further comprises, between the operations (2B-1) and (2B-2), processing the first silicon oxide layer with a hydrofluoric rinse.
22. The method of claim 16 wherein the operation (2B) comprises processing the first silicon oxide layer with a solution of HCl, H2O2 and deionized water.
23. The method of claim 16 wherein the high-k dielectric layer comprises aluminum oxide.
24. The method of claim 16 wherein the high-k dielectric layer is formed using a chlorine containing precursor.
25. The method of claim 24 wherein the high-k dielectric layer comprises one or more of HfO2, ZrO2, TaO2, TiO2.
26. A method for manufacturing an integrated circuit comprising a nonvolatile memory, the method comprising:
- (1) forming a first layer, the first layer being to provide one or more floating gates for the nonvolatile memory;
- (2) forming a dielectric layer over the first layer, wherein forming the dielectric layer comprises: (2A) forming a first silicon oxide layer over the first layer; (2B) processing the first silicon oxide layer with H2O2 and/or NH4OH; (2C) after the operation (2B), forming a high-k dielectric layer on the first silicon oxide layer;
- (3) wherein the method further comprises forming a conductive layer separated from the first layer by the dielectric layer, the conductive layer providing one or more control gates for the nonvolatile memory.
27. The method of claim 26 wherein the operation (2B) comprises:
- (2B-1) processing the first silicon oxide layer with a solution of a mixture of NH4OH, H2O2 and deionized water.
28. The method of claim 27 wherein the solution is at 45-55° C.
29. The method of claim 27 wherein the operation (2B) further comprises:
- (2B-2) processing the first silicon oxide layer with a solution of HCl, H2O2 and deionized water.
30. The method of claim 29 wherein the operation (2B-2) is performed after (2B-1).
31. The method of claim 30 wherein the operation (2B) further comprises, between the operations (2B-1) and (2B-2), processing the first silicon oxide layer with a hydrofluoric rinse.
32. The method of claim 26 wherein the operation (2B) comprises processing the first silicon oxide layer with a solution of HCl, H2O2 and deionized water.
33. The method of claim 26 wherein the high-k dielectric layer comprises aluminum oxide.
34. The method of claim 26 wherein the high-k dielectric layer is formed using a chlorine containing precursor.
35. A method for manufacturing an integrated circuit comprising a nonvolatile memory, the method comprising:
- (1) forming a first layer, the first layer being to provide one or more floating gates for the nonvolatile memory;
- (2) forming a dielectric layer over the first layer, wherein forming the dielectric layer comprises: (2A) forming a silicon oxide layer over the first layer; and (2B) forming a high-k dielectric layer on the first silicon oxide layer;
- (3) wherein the method further comprises forming a conductive layer separated from the first layer by the dielectric layer, the conductive layer providing one or more control gates for the nonvolatile memory;
- wherein forming the high-k dielectric layer is formed using a clorine-containing precursor.
Type: Application
Filed: Aug 4, 2005
Publication Date: Jan 12, 2006
Inventors: Chuck Jang (Fremont, CA), Zhong Dong (Sunnyvale, CA), Vei-Han Chan (San Jose, CA), Ching-Hwa Chen (Milpitas, CA)
Application Number: 11/197,562
International Classification: H01L 21/336 (20060101);