FIN FIELD EFFECT TRANSISTOR (FINFET) DEVICE STRUCTURE WITH ULTRA-THIN BODY AND METHOD FOR FORMING THE SAME

A FinFET device structure and method for forming the same is provided. The FinFET device structure includes an oxide layer formed over a substrate and a fin structure formed over the oxide layer. The fin structure is made of a semiconductor layer, and the semiconductor layer includes a first portion, a second portion and a third portion. The second portion is between the first portion and the third portion. The first portion, the second portion and the third portion construct a U-shaped trench, and the second portion is below the U-shaped trench. The FinFET device structure further includes a gate structure formed in the U-shaped trench.

Skip to: Description  ·  Claims  · Patent History  ·  Patent History
Description
BACKGROUND

Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Many integrated circuits are typically manufactured on a single semiconductor wafer, and individual dies on the wafer are singulated by sawing between the integrated circuits along a scribe line. The individual dies are typically packaged separately, in multi-chip modules, for example, or in other types of packaging.

As the semiconductor industry has progressed into nanometer technology process nodes in pursuit of higher device density, higher performance, and lower costs, challenges from both fabrication and design issues have resulted in the development of three-dimensional designs, such as the fin field effect transistor (FinFET). FinFETs are fabricated with a thin vertical “fin” (or fin structure) extending from a substrate. The channel of the FinFET is formed in this vertical fin. A gate is provided over the fin. Advantages of the FinFET may include reducing the short channel effect and higher current flow.

Although existing FinFET devices and methods of fabricating FinFET devices have generally been adequate for their intended purpose, they have not been entirely satisfactory in all aspects.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It should be noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIGS. 1A-1D show perspective representations of various stages of forming a FinFET device structure, in accordance with some embodiments of the disclosure.

FIG. 1C′ shows a modified structure of the FinFET device structure of FIG. 1C. FIGs.

FIGS. 2A-2E show cross-sectional representations of various stages of forming a FinFET device structure, in accordance with some embodiments of the disclosure.

FIG. 3A shows a perspective representation of the FinFET device structure 100b, in accordance with some embodiments of the disclosure.

FIGS. 3B-3C show cross-sectional representations of various stages of forming a FinFET device structure, in accordance with some embodiments of the disclosure.

FIG. 4A shows a perspective representation of the FinFET device structure, in accordance with some embodiments of the disclosure.

FIGS. 4B-4C show cross-sectional representations of various stages of forming a FinFET device structure, in accordance with some embodiments of the disclosure.

FIG. 5A shows a perspective representation of the FinFET device structure, in accordance with some embodiments of the disclosure.

FIGS. 5B-5C show cross-sectional representations of various stages of forming a FinFET device structure, in accordance with some embodiments of the disclosure.

 DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the subject matter provided. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Some variations of the embodiments are described. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements. It should be understood that additional operations can be provided before, during, and after the method, and some of the operations described can be replaced or eliminated for other embodiments of the method.

Embodiments for forming a fin field effect transistor (FinFET) device structure are provided. FIGS. 1A-1D show perspective representations of various stages of forming a FinFET device structure 100a, in accordance with some embodiments of the disclosure.

Referring to FIG. 1A, a substrate 102 is provided. The substrate 102 may be made of silicon or other semiconductor materials. Alternatively or additionally, the substrate 102 may include other elementary semiconductor materials such as germanium. In some embodiments, the substrate 102 is made of a compound semiconductor such as silicon carbide, gallium arsenic, indium arsenide, or indium phosphide. In some embodiments, the substrate 102 is made of an alloy semiconductor such as silicon germanium, silicon germanium carbide, gallium arsenic phosphide, or gallium indium phosphide. In some embodiments, the substrate 102 includes an epitaxial layer.

Afterwards, an oxide layer 104 is formed on the substrate 102. In some embodiments, a buried oxide layer is formed on the substrate 102.

Afterwards, a semiconductor layer 106 is formed over the oxide layer 104. The oxide layer 104 is formed between the substrate 102 and the semiconductor layer 106 to inhibit the parasitic capacitance normally produced between a device and the substrate 102.

The semiconductor layer 106 is made of silicon (Si), carbon (C), germanium (Ge), silicon germanium (SiGe), silicon germanium carbon (SiGeC), and a polycrystalline semiconductor or combinations thereof. The semiconductor layer 106 is formed by a deposition process, such as chemical vapor deposition (CVD) process, physical vapor deposition (PVD) process, atomic layer deposition (ALD) process, spin-on coating process, or other applicable processes.

In some embodiments, a silicon-on-insulator (SOI) substrate is constructed by forming the silicon layer as the semiconductor layer 106 over the oxide layer 104. In some embodiments, the silicon layer is deposited by a low-pressure chemical vapor deposition (LPCVD). In some embodiments, the semiconductor layer 106 has a thickness in a range from about 200 nm to about 600 nm.

Before performing the operation of FIG. 1B, the semiconductor layer 106 is optionally doped with dopants. The dopants may be N-type dopants, such as arsenic (As), phosphorous (P) or antimony (Sb) or P-type dopants, such as boron (B) or boron fluorine (BF2). In some embodiments, the semiconductor layer 106 has a doping concentration in a range from about 1E14 atom/cm2 to about 5E15 atom/cm2. If the doping concentration is lower than 1E14 atom/cm2, the Ion current may be too low. If the doping concentration is greater than 5E15 atom/cm2, the Ion current may be too high.

The doping may be achieved by an ion implantation process, plasma immersion ion implantation (PIII) process, gas and/or solid source diffusion process, another suitable process or combinations thereof. The semiconductor layer 106 may further be exposed to annealing processes, such as a rapid thermal annealing process. The annealing process is used to activate the dopants. The annealing process includes rapid thermal annealing (RTA) and/or a laser annealing process.

After the semiconductor layer 106 is formed, the semiconductor layer 106 is patterned to form the fin structures over the oxide layer, as shown in FIG. 1B, in accordance with some embodiments of the disclosure.

The fin structures are formed between a first block structure and a second block structure when seen from a top-view. The fin structures are parallel to each other. The trenches 110 are formed between two adjacent fin structures. The number of fin structures may be adjusted according to actual application.

In some embodiments, the semiconductor layer 106 is patterned by a patterning process. The patterning process includes a photolithography process and an etching process. The photolithography process includes photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the photoresist, rinsing and drying (e.g., hard baking). The etching process includes a dry etching process or a wet etching process.

After forming the fin structures over the oxide layer 104, a portion of the fin structure is removed to form a U-shaped trench 112 in the fin structure, as shown in FIG. 1C, in accordance with some embodiments of the disclosure. In some embodiments, the middle portions of the fin structures are removed.

After forming the U-shaped trench 112, the semiconductor layer 106 is divided into three portions according to its function. The semiconductor layer 106 includes a first portion 106a, a second portion 106b and a third portion 106c. The first portion 106a is adjoined to one sidewall of the U-shaped trench 112, and the third portion 106c is adjoined to opposite sidewall of the U-shaped trench 112. The second portion 106b is formed below the bottom surface of the U-shaped trench 112.

As shown in FIG. 1C, a first angle θ1 between the bottom surface of the U-shaped trench 112 and the sidewall of the U-shaped trench 112 is in a range from about 85 degrees to about 95 degrees. In other words, the sidewall of the U-shaped trench 112 is substantially vertical to the bottom surface of the U-shaped trench 112.

The second portion 106b is formed between the first portion 106a and the third portion 106c. The second portion 106b is formed directly below the U-shaped trench 112, and the first portion 106a and the third portion 106c are the sidewalls of the U-shaped trench 112.

The first portion 106a is configured as a source structure, the second portion 106b is configured as a channel region (or called body region) and the third portion 106c is configured as a drain structure. In other words, the source structure, the channel region and the drain structure construct a U-shaped trench 112, and the channel region is formed directly below a bottom surface of the U-shaped trench 112. The source structure and the drain structure protrude above the oxide layer 104.

In some embodiments, the first portion 106a (or the third portion 106c) has a first height H1 which is measured form a top surface of the oxide layer 104 to a top surface of the first portion 106a (or the third portion 106c). In some embodiments, the first height H1 is in a range from about 30 nm to about 100 nm.

In some embodiments, the second portion 106b has a second height H2 which is measured form a top surface of the oxide layer 104 to a bottom surface of the U-shaped trench 112. In other words, the second portion 106b has a thickness H2. In some embodiments, the second height H2 is in a range from about 1 nm to about 20 nm. If the second height H2 is smaller than 1 nm, the performance of FinFET structure device 100 may be degraded and fabrication process may be difficult. If the second height H2 is greater than 20 nm, the leakage current may increase. In some embodiments, the second height (H2) is smaller than the first height (H1).

In some embodiments, the U-shaped trench 112 has a trench length L1 which is measured from a sidewall of the first portion 106a to a sidewall of the third portion 106c. In some embodiments, the trench length L1 is in a range from about 1 nm to about 1000 nm.

The U-shaped trench 112 is formed by performing an etching process. In some embodiments, the etching process is a dry etching process. In some embodiments, the U-shaped trench 112 is formed by a reactive-ion etching (RIE) process. If the etching process is wet etching process, the etching amount and the shape of trench are difficult to control. In addition, the thickness of the second portion 106b may be varied by the wet etching process. In contrast to the wet etching process, the dry etching process is an anisotropic etching process and it is easy to control. Therefore, the second portion 106b has an uniform thickness. The variations in the performance of the FinFET device structure 100 is suppressed by forming the uniform thickness of the second portion 106b (or channel region).

It should be noted that the first portion 106a, the second portion 106b and the third portion 106c are formed simultaneously. In other words, the source structure, the channel region and the drain structure all made of the same material, and therefore a junctionless mode FinFET device structure 100a is obtained. In some other embodiments, when the semiconductor layer 106 is doped with n-type dopants or p-type dopants, the first portion 106a, the second portion 106b, and third portion 106c are doped with dopants of the same conductive type and the same or substantially the same concentration. The advantage of the junctionless mode transistor is that the all dopant diffusion and statistical spread problems are eliminated. Another advantage of the junctionless mode transistor is that there is no electron reflection and no energy dissipation in the FinFET device structure 100a.

Because the second portion 106b (the channel region) has a small thickness, an ultra-thin body (UTB) FinFET device structure 100a is obtained. It should be noted that the leakage current is controlled by using of the ultra-thin body (UTB), which is significantly smaller than the gate length L2 (FIG. 1D).

FIG. 1C′ shows a modified structure of the FinFET device structure 100a of FIG. 1C. As shown in FIG. 1C′, the U-shaped trench 112 has sloped sidewall, and has a narrow bottom surface and a wide opening. The trench length L1′ of the U-shaped trench 112 is the length of the opening in a horizontal direction. In some embodiments, a second angle θ2 between the bottom surface of the U-shaped trench 112 and the sidewall of the U-shaped trench 112 is in a range from about 90 degrees to about 145 degrees.

After the U-shaped trench 112 is formed, a gate structure 118 is formed in the U-shaped trench 112 and on the semiconductor layer 106. Afterwards, the gate structure 118 is patterned to form a T-shaped structure as shown in FIG. 1D, in accordance with some embodiments of the disclosure. The T-shaped structure is used to fabricate contact structure (not shown) which will be formed after. Numerous other layers may also be present in the gate structures, for example, capping layers, interface layers, spacer elements, and/or other suitable features.

The gate structure 118 includes a gate dielectric layer 114 and a gate electrode layer 116. The gate dielectric layer 114 may be a single layer or multiple layers. In some embodiments, the gate dielectric layer 114 may be a dummy gate dielectric layer which will be replaced by the real gate dielectric layer. In some embodiments, the gate dielectric layer 114 is made of silicon oxide (SiOx), silicon nitride (SixNy), silicon oxynitride (SiON) or combinations thereof. In some embodiments, the gate dielectric layer 114 is made of high-k dielectric materials. Examples of high-k dielectric materials include hafnium oxide, zirconium oxide, aluminum oxide, hafnium dioxide-alumina alloy, hafnium silicon oxide, hafnium silicon oxynitride, hafnium tantalum oxide, hafnium titanium oxide, hafnium zirconium oxide, the like, or combinations thereof.

In some embodiments, as shown in FIG. 1D, the dielectric layer 114 is made of silicon dioxide (SiO2), and it is formed by consuming a portion of the semiconductor layer 106. It should be noted that the dielectric layer 114 is only formed over the semiconductor layer 106, but not over the oxide layer 104. Therefore, a portion of the gate electrode layer 116 is directly formed on and in direct contact with the oxide layer. In some other embodiments, the gate dielectric layer 112 is deposited by a thermal oxide process, plasma enhanced chemical vapor deposition (PECVD) process or by a spin coating process.

In some other embodiments, when the dielectric layer 114 is made of high-k dielectric layer, the dielectric layer 114 is formed on not only semiconductor layer 106 but also oxide layer 104. In some other embodiments, when the dielectric layer 114 is made of high-k dielectric layer, the dielectric layer 114 is formed by atomic layer deposition (ALD) process.

The gate electrode layer 116 may be a single layer or multiple layers. In some embodiments, the gate electrode layer 116 may be a dummy gate electrode layer which will be replaced by the real gate electrode layer. In some other embodiments, the gate electrode layer 116 is made of polysilicon or the conductive material. The conductive material may be aluminum (Al), copper (Cu), tungsten (W), titanium (Ti), tantalum (Ta), or other applicable materials.

The gate electrode layer 116 is formed by a deposition process, such as chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma CVD (HDPCVD), metal organic CVD (MOCVD), or plasma enhanced CVD (PECVD).

It should be noted that the gate structure 118 is filled into the U-shaped trench 112 and extended over a portion of the first portion 106a and a portion of the third portion 106c of the semiconductor layer 106. In addition, a portion of gate electrode layer 116 is directly formed on the oxide layer 104. The gate electrode layer 116 traverses over middle portions of the fin structures.

In some embodiments, the gate length L2 of the gate structure 118 is in a range from about 1 nm to about 1000 nm. If the gate length L2 is smaller than 1 nm, the fabrication process may be difficult. If the gate length L2 is greater than 1000 nm, the Ion current may be too small

It should be noted that the gate length L2 of the gate structure 118 is smaller than the trench length L1 of the U-shaped trench 112. Since the thickness H2 of the channel region (the second portion 106b of the semiconductor layer 106) is obviously smaller than the gate length L2, the leakage current is well controlled. Furthermore, the performance of the FinFET device structure 100a is improved.

Afterwards, an inter-layer dielectric (ILD) structure (not shown) is formed over the gate structure 118 and over the semiconductor layer 106 and the oxide layer 104.

The ILD structure 120 may include multilayers made of multiple dielectric materials, such as silicon oxide, silicon nitride, silicon oxynitride, tetraethoxysilane (TEOS), phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), low-k dielectric material, and/or other applicable dielectric materials. Examples of low-k dielectric materials include, but are not limited to, fluorinated silica glass (FSG), carbon doped silicon oxide, amorphous fluorinated carbon, parylene, bis-benzocyclobutenes (BCB), or polyimide. The ILD structure 120 may be formed by chemical vapor deposition (CVD), physical vapor deposition, (PVD), atomic layer deposition (ALD), spin-on coating, or other applicable processes.

Afterwards, the FinFET device structure 100a may continue to undergo other processes to form other structures or devices. In some embodiments, metallization includes vertical interconnects, such as conventional vias or contacts, and horizontal interconnects, such as metal lines. The various interconnection features may implement various conductive materials including copper, tungsten, and/or silicide.

FIGS. 2A-2E show cross-sectional representations of various stages of forming a FinFET device structure 100a, in accordance with some embodiments of the disclosure.

As shown in FIG. 2A, the oxide layer 104 and the semiconductor layer 106 are sequentially formed over the substrate 102. In some embodiments, silicon dioxide (SiO2) layer is grown on the substrate 102, and a silicon (Si) layer is deposited over the silicon dioxide layer by low-pressure chemical vapor deposition (LPCVD) process.

After the semiconductor layer 106 is formed over the oxide layer 104, the semiconductor layer 106 may be optionally doped with dopants. The dopants may be n-type or p-type dopants.

Afterwards, the semiconductor layer 106 is patterned to form the fin structures between two block structures. The two block structures have a large area which helps to form the contact structure (not shown). The fin structures are parallel to each other. The trenches 110 are formed between two adjacent fin structures. The number of fin structures may be adjusted according to actual application.

Afterwards, the U-shaped trench 112 is formed in a middle portion of the fin structure as shown in FIG. 2B, in accordance with some embodiments of the disclosure. As a result, the semiconductor layer 106 is divided into three portions including first portion 106a, the second portion 106b and the third portion 106c. In other words, the first portion 106a, the second portion 106b and the third portion 106c construct the U-shaped trench 112.

In some embodiments, the first portion 106a is configured as a source structure, the second portion 106b is configured as a channel region (or body region), and the third portion 106c is configured as a drain structure. As mentioned above, the semiconductor layer 106 may be doped with dopants. Once the semiconductor layer 106 is doped, the first portion 106a (source structure), the second portion 106b (channel region) and the third portion 106c (drain structure) are simultaneously doped with dopants. Therefore, a junctionless mode transistor is obtained. The advantage of the junctionless mode transistor is that the all dopant diffusion and statistical spread problems are eliminated. Another advantage of the junctionless mode transistor is that there is no electron reflection and no energy dissipation in the FinFET device structure 100a.

It should be noted that the second portion 106b is directly below the bottom surface of the U-shaped trench 112. The second portion 106b (also called a channel region) is very thin and has a second height H2. In some embodiments, the second height H2 is in a range from about 1 nm to about 20 nm.

It should be noted that the U-shaped trench 112 is formed by a dry etching process, and the shape the U-shaped trench 112 is easily controlled. In addition, the U-shaped trench 112 has an uniform second height H2 (the thickness of the channel region) to suppress variations in performance of the FinFET device structure 100a.

The U-shaped trench 112 has a trench length L1 which is measure from a sidewall of the first portion 106a to a sidewall of the third portion 106c. The U-shaped trench 112 is configured to dispose the gate structure 118, and the gate length L2 is smaller than the trench length L1 of the U-shaped trench 112. In some embodiments, the gate length L2 is in a range from about 1 to about 1000 nm. If the gate length L2 is smaller than 1 nm, the fabrication process may be difficult. If the gate length L2 is greater than 1000 nm, the Ion current may be too small.

Afterwards, the gate dielectric layer 114 and the gate electrode layer 116 are sequentially deposited on the U-shaped trench 112 and the semiconductor layer 106 as shown in FIG. 2C, in accordance with some embodiments of the disclosure.

Afterwards, the gate electrode layer 116 is patterned as shown FIG. 2D, in accordance with some embodiments of the disclosure. A portion of the gate structure 118 is filled in the U-shaped trench 112 and a portion of the gate structure 118 is extended over a portion of the first portion 106a or a portion of the third portion 106c of the semiconductor layer 106.

After forming the gate structure 118, a dielectric layer is formed over the gate structure 118 and the semiconductor layer 106, as shown in FIG. 2E, in accordance with some embodiments of the disclosure. Afterwards, a polishing process is performed to the ILD structure 120 until a top surface of the gate structure 118 is exposed.

It should be noted that the gate length L2 is smaller than the trench length L1 of the U-shaped trench 112. The short channel effect (SCE) is minimized when a high drive current is achieved at a scaled down gate length L2 of the gate structure 118. In addition, the FinFET device structure 100a with an ultra-thin body (UTB) has a high Ion/Ioff current, because the ultra-thin body (UTB) provides good gate control ability. The FinFET device structure 100a has a lower drain-induced barrier lowering (DIBL) (0 mV/V) and low subthreshold swing (SS) value (such as about 100 mV/dec.). The subthreshold swing (SS) value is defined by an amount of gate voltage increase required to produce a decade change in drain current.

Furthermore, the FinFET device structure 100a has a high saturation current. In the FinFET device structure 100a, most of electrons pass through the middle area of the ultra-thin body (UTB) (such as second portion 106b of the semiconductor layer 106) and the current of the FinFET device structure 100a does not pass through the surface of the ultra-thin body (UTB). Therefore, interface scattering is reduced and mobility is thereby improved. As a result, the FinFET device structure 100a has high electron density and fast electron velocity.

FIG. 3A shows a perspective representation of the FinFET device structure 100b, in accordance with some embodiments of the disclosure.

The structure of FIG. 3A is obtained by performing a polishing process on the structure of FIG. 1D. In some embodiments, the polishing process is a chemical mechanical polishing (CMP) process.

It should be noted that after the polishing process, a top surface of the gate structure 118 is level with a top surface of the first portion 106a or that of the third portion 106c of the semiconductor layer 106. The gate structure 118 is fully filled in the U-shaped trench 112 and extended over a portion of the oxide layer 104. It should be noted that the gate length L2 of the gate structure 118 is smaller than the trench length L1 of the U-shaped trench 112, and therefore, the size of the gate length L2 is dependent on the size of the trench length L1. Compared with FIG. 1D, the gate structure of FIG. 3A has a smaller gate length L2.

FIGS. 3B-3C show cross-sectional representations of various stages of forming a FinFET device structure 100b, in accordance with some embodiments of the disclosure. The FinFET device structure 100b is similar to, or the same as, the FinFET device structure 100a as shown in FIG. 2E, except the shape of the gate structure 118 is different. Processes and materials used to form the FinFET device structure 100b may be similar to, or the same as, those used to form the FinFET device structure 100a and are not repeated herein.

As shown in FIG. 3B, the gate structure 118 is fully filled into the U-shaped trench 112.

Afterwards, the ILD structure 120 is formed over the gate structure 118 and the semiconductor layer 106, as shown in FIG. 3C, in accordance with some embodiments of the disclosure.

FIG. 4A shows a perspective representation of the FinFET device structure 100c, in accordance with some embodiments of the disclosure. The gate electrode layer 116 is formed in a portion of the U-shaped trench 112. It should be noted that the U-shaped trench 112 is not completely filled with the gate structure 118.

FIGS. 4B-4C show cross-sectional representations of various stages of forming a FinFET device structure 100c, in accordance with some embodiments of the disclosure. The FinFET device structure 100c is similar to, or the same as, the FinFET device structure 100a as shown in FIG. 2E, except the shape of the gate structure 118 is different. Processes and materials used to form the FinFET device structure 100b may be similar to, or the same as, those used to form the FinFET device structure 100a and are not repeated herein.

As shown in FIG. 4B, the U-shaped trench 112 has a trench length L1 and the gate electrode layer 116 has a gate length L2. The trench length L1 is greater than the gate length L2. In some embodiments, the gate length L2 is about half of the trench length L1.

After the gate electrode layer 116 is formed, the ILD structure 120 is formed in another portion of the U-shaped trench 112.

FIG. 5A shows a perspective representation of the FinFET device structure 100d, in accordance with some embodiments of the disclosure. The FinFET device structure 100d is similar to, or the same as, the FinFET device structure 100c as shown in FIG. 4A, except the shape of the gate structure 118 is different. As shown in FIG. 5A, a top surface of the gate electrode layer 116 is level with a top surface of the semiconductor layer 106.

FIGS. 5B-5C show cross-sectional representations of various stages of forming a FinFET device structure 100d, in accordance with some embodiments of the disclosure.

As shown in FIG. 5B, a portion of the U-shaped trench 112 is filled by the gate electrode layer 116, and a portion of the U-shaped trench 112 is empty.

Afterwards, the ILD structure 120 is filled into the empty portion of the U-shaped trench 112.

As mentioned above, the FinFET device structures 100a, 100b, 100c and 100d have ultra-thin bodies (such as second portion 106b of the semiconductor layer 106), and the performance of the FinFET device structures have been improved. The FinFET device structures 100a, 100b, 100c and 100d have a high Ion/Ioff, a negligible DIBL, a low SS value, high saturation current, high electron density, and fast electron velocity.

Embodiments for forming a semiconductor device structure and method for formation the same are provided. A FinFET structure includes an oxide layer over a substrate, and a fin structure formed over the oxide layer. The fin structure is made of a semiconductor layer, and the fin structure includes a source structure, a channel region and a drain structure. The source structure, the channel region and the drain structure construct a U-shaped trench, and a gate structure formed in the U-shaped trench. The channel region has a thin thickness to form the FinFET device structure with an ultra-thin body (UTB). The FinFET device structure has a high Ion/Ioff, a negligible DIBL, a low SS value, high saturation current, high electron density and fast electron velocity. Therefore, the performance of the FinFET device structure is improved.

In some embodiments, a FinFET device structure is provided. The FinFET device structure includes an oxide layer formed over a substrate and a fin structure formed over the oxide layer. The fin structure is made of a semiconductor layer, and the semiconductor layer includes a first portion, a second portion and the third portion, the second portion is between the first portion and the third portion. The first portion, the second portion and the third portion construct a U-shaped trench, and the second portion is below the U-shaped trench. The FinFET device structure further includes a gate structure formed in the U-shaped trench.

In some embodiments, a method for forming a FinFET device structure is provided. The FinFET device structure includes an oxide layer formed over a substrate and a source structure, a channel region and a drain structure formed over the oxide layer. The source structure, the channel region and the drain structure construct a U-shaped trench, and the channel region is formed below a bottom surface of the U-shaped trench. The FinFET device structure also includes a gate structure filled in one portion of the U-shaped trench.

In some embodiments, a method for forming a semiconductor device structure is provided. The method includes forming an oxide layer over a substrate and forming a semiconductor layer over the oxide layer. The method includes patterning the semiconductor layer to form a fin structure over the oxide layer and removing a portion of the fin structure to form a U-shaped trench in the fin structure. The method also includes forming a gate structure on the U-shaped trench.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

Claims

1. A fin field effect transistor (FinFET) device structure, comprising:

an oxide layer formed over a substrate;
a fin structure formed over the oxide layer, wherein the fin structure is made of a semiconductor layer, and the semiconductor layer comprises a first portion, a second portion and the third portion, the second portion is between the first portion and the third portion, and wherein the first portion, the second portion and the third portion construct a U-shaped trench, and the second portion is below the U-shaped trench; and
a gate structure formed in the U-shaped trench and over at least one of the first portion and the third portion.

2. The fin field effect transistor (FinFET) device structure as claimed in claim 1, wherein the second portion has a second height which is measured from a top surface of the oxide layer to a bottom surface of the U-shaped trench, and the thickness is in a range from about 1 nm to about 20 nm.

3. The fin field effect transistor (FinFET) device structure as claimed in claim 2, wherein the first portion has a first height, and the second height is smaller than the first height.

4. The fin field effect transistor (FinFET) device structure as claimed in claim 1, wherein the first portion, the second portion, and third portion are doped with dopants of the same conductive type and the same or substantially the same concentration.

5. The fin field effect transistor (FinFET) device structure as claimed in claim 1, wherein the gate structure is extended over a portion of the first portion and a portion of the third portion.

6. The fin field effect transistor (FinFET) device structure as claimed in claim 1, wherein the gate structure comprises a gate dielectric layer and a gate electrode layer, and the gate dielectric layer is directly formed on the second portion, wherein the gate electrode layer extends over at least one of the first portion and the third portion.

7. (canceled)

8. The fin field effect transistor (FinFET) device structure as claimed in claim 1, wherein the gate structure has a T-shaped structure when seen from a top-view.

9. The fin field effect transistor (FinFET) device structure as claimed in claim 1, wherein the first portion is configured as a source structure, the second portion is configured as a channel region and the third portion is configured as a drain structure.

10. A fin field effect transistor (FinFET) device structure, comprising:

an oxide layer formed over a substrate;
a source structure, a channel region and a drain structure formed over the oxide layer, wherein the source structure, the channel region and the drain structure construct a U-shaped trench, and the channel region is formed below a bottom surface of the U-shaped trench; and
a gate structure filled in at least one portion of the U-shaped trench;
an inter-layer dielectric (ILD) structure filling in at least another portion of the U-shaped trench, such that the interlayer dielectric layer interfaces the bottom surface of the U-shaped trench within the at least another portion of the U-shaped trench.

11. The fin field effect transistor (FinFET) device structure as claimed in claim 10, wherein the

inter-layer dielectric (ILD) structure extends outside of the U-shaped trench and is disposed on a top surface of the gate structure.

12. The fin field effect transistor (FinFET) device structure as claimed in claim 10, wherein the gate structure is extended over a portion of the source structure or a portion of the drain structure.

13. The fin field effect transistor (FinFET) device structure as claimed in claim 10, wherein the source structure, the channel region and the drain structure are doped with dopants of the same conductive type.

14. The fin field effect transistor (FinFET) device structure as claimed in claim 10, wherein the source structure, the channel region and the drain structure are made of silicon (Si), carbon (C), germanium (Ge), silicon germanium (SiGe), silicon germanium carbon (SiGeC), and a polycrystalline semiconductor or combinations thereof.

15. The fin field effect transistor (FinFET) device structure as claimed in claim 10, wherein the channel region has a thickness which is measured from a top surface of the oxide layer to a top surface of the channel region, and the thickness is in a range from about 1 nm to about 20 nm.

16. The fin field effect transistor (FinFET) device structure as claimed in claim 10, wherein a top surface of the gate structure is level with the top surface of at least one of the source structure and the drain structure.

17-20. (canceled)

21. A fin field effect transistor (FinFET) device structure, comprising:

an oxide layer formed over a substrate;
a semiconductor layer formed over the oxide layer, wherein the semiconductor layer comprises a recessed middle portion with a second thickness, a first portion with a first thickness and a second portion with the first thickness, the middle portion interposing the first and second portions and the second thickness being less than the first thickness;
a gate dielectric layer formed in the recessed middle portion of the semiconductor layer;
a gate electrode layer formed on the gate dielectric layer in the recessed middle portion of the semiconductor layer; and
a dielectric layer disposed on the gate electrode layer and extending from over the first portion, over the middle portion, and to being disposed over the second portion of the semiconductor layer, wherein the dielectric layer interfaces a top surface of the gate electrode from a first sidewall of the gate electrode to a second sidewall of the gate electrode, wherein the first and second sidewalls are disposed over one of the first, middle, and second portions of the semiconductor layer.

22. The fin field effect transistor (FinFET) device structure as claimed in claim 21, wherein the recessed middle portion of the semiconductor layer is configured as a channel region.

23. The fin field effect transistor (FinFET) device structure as claimed in claim 21, wherein the gate dielectric layer is extended over at least one of the first and second portions of the semiconductor layer.

24. The fin field effect transistor (FinFET) device structure as claimed in claim 21, wherein a portion of the gate electrode layer is embedded in the recessed middle portion of the semiconductor layer.

Patent History
Publication number: 20170092756
Type: Application
Filed: Sep 30, 2015
Publication Date: Mar 30, 2017
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd (Hsinchu)
Inventors: Cheng-Chieh LAI (New Taipei City), Kuang-Hsin CHEN (Taoyuan City), Yung-Chun WU (Hsinchu City), Mu-Shih YEH (Taipei City)
Application Number: 14/871,361
Classifications
International Classification: H01L 29/78 (20060101); H01L 29/06 (20060101); H01L 21/3065 (20060101); H01L 29/161 (20060101); H01L 29/04 (20060101); H01L 29/66 (20060101); H01L 29/423 (20060101); H01L 29/16 (20060101);