SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
A semiconductor device comprises a substrate having a substrate top side, a substrate lateral side, and a substrate bottom side, an electronic device on the substrate top side, and an encapsulant on the substrate top side and contacting a lateral surface of the electronic device. The substrate comprises a conductive structure and a dielectric structure that extends comprising a protrusion in contact with the encapsulant. The conductive structure comprises a lead comprising a lead flank, the lead flank comprising a cavity and a conductive coating on a surface of the lead in the cavity. The conductive structure comprises a pad exposed at the substrate top side, embedded in the dielectric structure, and adjacent to the protrusion, to electrically couple with the electronic device via a first internal interconnect. Other examples and related methods are also disclosed herein.
Latest Amkor Technology Singapore Holding Pte. Ltd. Patents:
- SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
- Semiconductor device and method of manufacturing a semiconductor device
- SEMICONDUCTOR DEVICE WITH THROUGH-MOLD VIA
- ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES
- SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
The present disclosure relates, in general, to electronic devices, and more particularly, to semiconductor devices and methods for manufacturing semiconductor devices.
BACKGROUNDPrior semiconductor devices and methods for forming semiconductor devices are inadequate, for example resulting in excess cost, decreased reliability, relatively low performance, or device sizes that are too large. Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such approaches with the present disclosure and reference to the drawings.
The following discussion provides various examples of semiconductor devices and methods of manufacturing semiconductor devices. Such examples are non-limiting, and the scope of the appended claims should not be limited to the particular examples disclosed. In the following discussion, the terms “example” and “e.g.” are non-limiting.
The figures illustrate the general manner of construction, and descriptions and details of well-known features and techniques can be omitted to avoid unnecessarily obscuring the present disclosure. In addition, elements in the drawing figures are not necessarily drawn to scale. For example, the dimensions of some of the elements in the figures can be exaggerated relative to other elements to help improve understanding of the examples discussed in the present disclosure. The same reference numerals in different figures denote the same elements.
The term “or” means any one or more of the items in the list joined by “or”. As an example, “x or y” means any element of the three-element set {(x), (y), (x, y)}. As another example, “x, y, or z” means any element of the seven-element set {(x), (y), (z), (x, y), (x, z), z), (x, y, z)}.
The terms “comprises,” “comprising,” “includes,” or “including,” are “open ended” terms and specify the presence of stated features, but do not preclude the presence or addition of one or more other features.
The terms “first,” “second,” etc. can be used to describe various elements, and these elements should not be limited by these terms. These terms are only used to distinguish one element from another. Thus, for example, a first element discussed in this disclosure could be termed a second element without departing from the teachings of the present disclosure.
Unless specified otherwise, the term “coupled” can be used to describe two elements directly contacting each other or describe two elements indirectly connected by one or more other elements. For example, if element A can be coupled to element B, then element A can be directly contacting element B or indirectly connected to element B by an intervening element C. Similarly, the terms “over” or “on” can be used to describe two elements directly contacting each other or describe two elements indirectly connected by one or more other elements. Geometrical descriptive terms, such as coplanar, planar, perpendicular, vertical, horizontal, among others, encompass not only such exact terms, but also substantial approximations of such terms, for example, within manufacturing tolerances.
DESCRIPTIONA semiconductor device comprises a substrate having a substrate top side, a substrate lateral side, and a substrate bottom side, an electronic device on the substrate top side, and an encapsulant on the substrate top side and contacting a lateral surface of the electronic device. The substrate comprises a conductive structure and a dielectric structure comprising a protrusion in contact with the encapsulant. The conductive structure comprises a lead comprising a lead flank, the lead flank comprising a cavity and a conductive coating on a surface of the lead flank in the cavity. The conductive structure comprises a pad exposed at the substrate top side, embedded in the dielectric structure, and adjacent to the protrusion, to electrically couple with the electronic device via a first internal interconnect.
A method to manufacture a semiconductor device comprises forming a conductive layer on a carrier, forming a pad and a lead on a top surface of the conductive layer, forming a dielectric structure on the top surface of the conductive layer, wherein the dielectric structure covers the pad and the lead, thinning the dielectric structure until the lead is exposed, etching the lead so that a surface of the lead is depressed relative to a surface of the dielectric structure, forming a cavity in the lead adjacent to the dielectric structure, forming a plating layer on the lead, including on a surface of the cavity, to form a wettable flank corresponding to the plated cavity; and removing the carrier and etching the conductive layer so that a protrusion of the dielectric structure protrudes beyond the bottom surface of the pad.
A method to manufacture a semiconductor device comprises providing a dielectric structure in a conductive structure, wherein the dielectric structure comprises a protrusion and the conductive structure comprises a pad bounded by the protrusion, forming a cavity in the lead adjacent to the dielectric structure, and providing a plating on the conductive structure to cover the lead, including covering a surface of the cavity, wherein the plated cavity forms a wettable flank.
Other examples are included in the present disclosure. Such examples can be found in the figures, in the claims, or in the description of the present disclosure.
In some examples, conductive structure 116 can comprise paddle 111 or die pad. In addition, conductive structure 116 can comprise pad 117 and lead 118. Paddle 111 can be exposed at the substrate top side 110X, embedded in dielectric structure 127. Conductive structure 116 can comprise a pad 117 exposed at a substrate top side 110X adjacent to protrusion 128. Pad 117 can electrically couple with electronic device 130 via an internal interconnect 132. Paddle 111 can comprise a planar surface 112, a planar surface 113 opposite to surface 112, mechanically connected to encapsulant 140 and electrically connected to electronic device 130, and a surface 114 connecting surface 112 to surface 113 and mechanically connected to dielectric structure 127. In addition, paddle 111 can further comprise external conductive coating or layer 115 formed on surface 112. External coating 115 can comprise or be referred to as a wettable coating or plating, and can allow paddle 111 to be wettable for electrical connection to an external device by, for example, a solder material.
Paddle 111 can be made of, but not limited to, copper, copper/iron alloy, stainless steel, or copper/stainless steel/copper clad metal. For example, coating 115 can be made of, but not limited to, gold, silver, nickel, palladium, tin or alloys.
In some examples, conductive structure 116 can comprise or be referred to as leads, pads, traces, wiring patterns, circuit patterns, or paths. Conductive structure 116 can be arranged around paddle 111. In some examples, the planar shape of paddle 111 can be rectangular, and conductive structure 116 can be arranged in four directions. Conductive structure 116 can comprise a relatively thin pad 117 and a lead 118 electrically connected to pad 117, and can be relatively thick compared to pad 117. In some examples, pad 117 can be a section of a trace to which an interconnect, such as internal interconnect 131, couples to. In some examples pad 117 can comprise a width similar to the width of adjacent portions of the trace, but there can be other examples where pad 117 can be wider than such adjacent portions of the trace.
Pad 117 can be electrically connected to electronic device 130, and lead 118 can be electrically connected to an external device through a solder or the like. Pad 117 can be positioned roughly on the dielectric structure 127 and be mechanically connected to dielectric structure 127 and encapsulant 140. Lead 118 can be also mechanically connected to dielectric structure 127 and encapsulant 140.
In some examples, conductive structure 116 can comprise a lead 118 comprising lead flank (or wettable flank) 122. In some examples, lead flank 122 can be referred as a wettable flank, an inspectable joint, or a solderable lead end. Lead flank 122 can comprise cavity 123 having a predetermined depth, and external conductive coating or layer 126 comprising one or more conductive layers formed on cavity 123. In some examples, lead flank 122 can comprise a conductive coating 126 on a surface of lead flank 122 in cavity 123. Such an external conductive coating 126 can comprise or be referred to as a wettable coating or plating, or can be similar to or formed during a same process as external coating 115. In some examples, cavity 123 can be provided in lead 118 adjacent to dielectric structure 127, and the wettable coating or plating can be provided on conductive structure 127 to cover lead 118 including covering a surface of lead 118 in cavity 123 wherein the plated lead 118 in the cavity forms a wettable flank.
In some examples, lead 118 can comprise surface 119 facing a bottom of semiconductor device 100, surface 120 opposite to surface 119 and connected to encapsulant 140, and surfaces 121 and 121A connecting surface 119 and surface 120 to each other. Here, surface 121A can be mechanically connected to dielectric structure 127 and surface 121 can be exposed to the outside of dielectric structure 127.
Cavity 123 can be formed between surface 119 and surface 121 of lead 118. In some examples, coating 126 can also be formed between surface 119 and surface 121 of lead 118, following the contour of cavity 123 to thus further define cavity 123. In some examples, cavity 123 can comprise lead surface 124 connected to surface 121 and that can be parallel with surface 120, and lead surface 125 connected to lead surface 124 and surface 119 and that can be parallel with surfaces 121 or 121A. Here, lead surface 124 and lead surface 125 can be perpendicular to each other. However, since lead surface 124 and lead surface 125 can be actually subjected to or formed by etching in some examples, lead surface 124 and lead surface 125 can comprise curvature and can be curvedly connected to each other due to the characteristics of such processing.
In addition, coating 126 can be formed on surface 119 of lead 118 and on lead surface 124 and lead surface 125 of cavity 123. Additionally, coating 126 can be formed to conform to contours of surface 119 of lead 118 and on lead surface 124 and lead surface 125 of cavity 123. In some examples, lead flank 122 can have portions conforming to a surface contour of cavity 123 formed in lead 118. Here, lead surfaces 124 and 125 can be defined as components of lead 118.
Generally, surface 121 of lead 118 can be exposed to the outside through an exterior surface of dielectric structure 127, an exterior surface of encapsulant 140 or an exterior surface of coating 126. In some examples, surface 121 of lead 118 can be coplanar with the exterior surface of dielectric structure 127, with the exterior surface of encapsulant 140, or with the exterior surface of coating 126, where such feature can be the result of a sawing operation or a singulation operation of the manufacturing process.
A bottom surface of coating 115 formed on paddle 111, a bottom surface of dielectric structure 127, or a bottom surface of coating 126 formed on surface 119 of lead 118 can be coplanar with one another. However, since coating 126 can be formed to have a shape conforming to the surface contour of cavity 123 (i.e., lead surface 124 and lead surface 125), it can have a recessed shape in accordance with cavity 123.
Additionally, in some examples, conductive structure 116 can be made of, but not limited to, copper, copper/iron alloy, stainless steel, or copper/stainless steel/copper clad metal. For example, coating 126 can also be made of, but not limited to, gold, silver, nickel, palladium, tin or alloys.
In some examples, dielectric structure 127 can be referred to as a pre-molded part. Dielectric structure 127 can be interposed between paddle 111, pads 117, and leads 118, thus forming substrate 110 as a structure that includes dielectric structure 127 along with conductive structure 116. In some examples, dielectric structure 127 can serve to mechanically (e.g., non-electrically) connect paddle 111 to pads 117 and leads 118. Moreover, dielectric structure 127 can be mechanically connected to encapsulant 140, to coating 115 of paddle 111 or to coating 126 of lead 118 as well. In some examples, dielectric structure 127 can further comprise protrusion 128 upwardly protruding a predetermined height around pad 117 of conductive structure 116 to then be coupled to encapsulant 140.
In some examples, protrusion 128 of dielectric structure 127 can be shaped to upwardly protrude a predetermined height while generally bounding or surrounding one or more lateral surfaces of pad 117. In some examples, protrusion 128 can guide or restrain internal interconnection structure 131 so that it can be accurately aligned with pad 117 and to be temporarily positioned before internal interconnection structure 131 is permanently fixed to pad 117. Moreover, protrusion 128 of dielectric structure 127 can be coupled to encapsulant 140, thereby tightly coupling substrate 110 and encapsulant 140. In some examples, dielectric structure 127 comprises protrusion 128 and conductive structure 116 comprises pad 117 bounded by protrusion 128.
In some examples, dielectric structure 127 can comprise, but is not limited to, a molded material such as a thermally curable epoxy molding compound, an epoxy molding resin, or the like. In some examples, dielectric structure 127 can comprise only a single layer of the molded material. In some examples, dielectric structure 127 can comprise, but is not limited to, an inorganic filler (e.g., silica), an epoxy resin, a curing agent, a flame retardant, a curing promoting agent, a releasing agent, or the like.
Electronic device 130 can be mounted on substrate 110. In some examples, electronic device 130 can be electrically connected to paddle 111, to pads 117, or to leads 118 of conductive structure 116. In some examples, electronic device 130 can be electrically connected to pad 117 of conductive structure 116. Examples of electronic device 130 can comprise, but is not limited to, a logic die, a micro control unit, a memory, a digital signal processor, a network processor, a power management unit, an audio processor, a radio-frequency (RF) circuit, a wireless baseband system on chip processor, an application specific integrated circuit, a passive device, or equivalents. In some examples, electronic device 130 can comprise a semiconductor die or a semiconductor package.
Additionally, electronic device 130 can be electrically connected to paddle 111 or pad 117 of conductive structure 116 through internal interconnection structure 131. For example, internal interconnection structure 131 can comprise, but is not limited to, a variety of types for electrically bonding electronic device 130 to substrate 110, such as a micro bump, a metal pillar, a solder bump, a solder ball, or equivalents. As an example, internal interconnection structure 131 can comprise a copper pillar having a solder bump or solder cap 132 to be reflowed to or thermally compressed on substrate 110 to then be bonded. In some examples, internal interconnection structure 131 can have a pitch of approximately 20 to 50 μm or a pitch of approximately 90 to 100 μm, but not limited to that. There can also be examples where internal interconnection structure 131 can be a wirebond between top surface of electronic device 130 and pad 117.
Although not illustrated, non-conductive paste or capillary underfill can further be interposed between substrate 110 and electronic device 130. In some examples, non-conductive paste or capillary underfill can mechanically connect substrate 110 and electronic device 130 to each other and can surround internal interconnection structure 131. Therefore, non-conductive paste or capillary underfill can prevent substrate 110 and electronic device 130 from being peeled off due to a difference in thermal expansion coefficient between substrate 110 and electronic device 130.
In some examples, encapsulant 140 can be referred to as a post molded part. Encapsulant 140 can cover substrate 110 and electronic device 130, thereby protecting electronic device 130 from external environments. Examples of encapsulant 140 can comprise, but is not limited to, a molded material such as a thermally curable epoxy molding compound, an epoxy molding resin, or the like. In some examples, encapsulant 140 can comprise only a single layer of the molded material. In some examples, encapsulant 140 can comprise, but is not limited to, an inorganic filler (e.g., silica), an epoxy resin, a curing agent, a flame retardant, a curing promoting agent, a releasing agent, or the like. If the inorganic filler has a smaller size than a gap between substrate 110 and electronic device 130, encapsulant 140 can be interposed into the gap between substrate 110 and electronic device 130, thereby directly surrounding internal interconnection structure 131. Although encapsulant 140 shown in
In one example, dielectric structure 127 can have a smaller or much smaller modulus of elasticity than encapsulant 140. In some examples, dielectric structure 127 can have a larger or much larger modulus elasticity than encapsulant 140. Therefore, dielectric structure 127 can mitigate or avoid breakage due to external mechanical shocks or pressures but can change in its outward shape, thereby eventually preventing dielectric structure 127 from being broken in the course of manufacturing semiconductor device 100. When semiconductor device 100 can be exposed to a variety of environments while undergoing various processing operations, substrate 110 can be prevented from being damaged.
Substrate 110, electronic device 130, and encapsulant 140 can be referred to as a semiconductor package and can provide protection for electronic device 130 from external elements or environmental exposure. In addition, the semiconductor package can provide electrical coupling with external electrical components (not shown) through paddle 111 or leads 118. As shown in
In some examples, cavity 123 of lead flank 122 can comprise or be defined by jamb surfaces 129 of dielectric structure 127, combined with perpendicular lead surfaces 124 and 125 of lead 118, or combined with perpendicular coating surfaces 126A and 126B of coating 126. Jamb surfaces 129 of dielectric structure 127 can be formed on opposite sides of lead flank 122, protruding at opposite sides of lead surface 124 and lead surface 125 of lead 118 to bound cavity 123. In some examples, lead surface 124 or lead surface 125 of lead 118 can be perpendicular to jamb surfaces 129 of the dielectric structure 127. A first surface 129 can be perpendicular to lead surfaces 124 and 125, or to coating surfaces 126A and 1266. A second jamb surface 129 can be perpendicular to lead surfaces 124 and 125, or to coating surfaces 126A and 126B, and can lie opposite to the first jamb surface 129 across cavity 123.
In some examples, the position or shape of the solder connected to lead flank 122 during soldering can be defined by jamb surfaces 129 of dielectric structure 127. For instance, jamb surfaces 129 can restrict the solder from flowing towards adjacent lead flanks 122, thereby preventing shorts from occurring between neighboring leads 118. As described, an electrical connection area between lead 118 and the solder can be increased or strengthened by forming lead flank or wettable flank 122 of lead 118, thereby increasing secondary board level reliability and facilitating bond visual inspection test.
In some examples, the formation of pad 117 can be carried out by performing process operations including, but not limited to, coating a photo resist on conductive layer 402, exposing the resulting structure to light with a mask placed on the photoresist, removing unnecessary photoresist by developing, plating pad 117 on conductive layer 402, or removing the photoresist remaining around pad 117. In some examples, forming pad 117 can comprise pattern plating on conductive layer 402. Thickness of paddle base area 111A, lead base area 118A, or pad 117 can range from about 1 μm to about 100 μm.
As the result of the operation shown in
Additionally, cavity 123 can be formed on a portion of lead 118. In some examples, cavity 123 can be formed by mechanical grinding using a diamond blade, by laser ablation, or by etching. Cavity depth of portion corresponding to cavity 123 can range from about 10 μm to about 100 μm. In some examples, cavity 123 can be formed in lead 118 adjacent to dielectric structure 127.
In some examples, coatings 115 and 126 can be formed by, but not limited to, sputtering, physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), plasma vapor deposition, electroless plating, or electroplating. In addition, coatings 115 and 126 can be formed using the same process or can be formed as multiple layers using different processes in combination. For example, coatings 115 and 126 can be made of, but are not limited to, gold, silver, nickel, palladium, tin, or alloys. The thickness of coatings 115 and 126 can range from about 1 μm to about 10 μm.
As a result of the above, protrusion 128 surrounding pad 117 can be formed on dielectric structure 127 so that protrusion 128 of dielectric structure 127 protrudes beyond the bottom surface of pad 117. In some examples, protrusion 128 protrudes while surrounding opposite surfaces of pad 117. The thickness of protrusion 128 can range from about 1 μm to about 10 μm.
As the result of soft etching, substrate 110 can be completed. In some examples, as shown in
In some examples, lead 118 can comprise cavity 123, and coating 126 can be formed along surfaces of lead 118 and its cavity 123. In such a manner, lead flank 122 can be defined, including cavity 123 and coating 126. Coating 115 is formed on a surface of paddle 111 as well.
Before the attaching of electronic device 130 such as a semiconductor die, non-conductive paste can be optionally interposed between electronic device 130 and paddle 111 of substrate 110. Alternatively, after the attaching of electronic device 130, capillary underfill can be optionally injected into a gap between electronic device 130 and paddle 111 of substrate 110.
As the result of singulation, lateral surfaces of substrate 110 and exterior surfaces of encapsulant 140 can become coplanar. In some examples, lateral surfaces of lead 118 in substrate 110, lateral surfaces of dielectric structure 127 or lateral surfaces of lead flank 122 (lateral surfaces of the coating 126) can become coplanar.
As described above, in the semiconductor device of the present disclosure and the manufacturing method the semiconductor device, wettable flanks (inspectable joints or solderable lead ends) can be further formed on leads 118, thereby increasing the solder joint regions of the leads 118. In some examples, in the semiconductor device of the present disclosure and the manufacturing method the semiconductor device, secondary board level reliability can be increased, and a vision test of the solder joint regions can be facilitated by further forming wettable flanks.
In addition, in the semiconductor device of the present disclosure and the manufacturing method the semiconductor device, a conductive layer can be formed on a carrier and conductive structure, and conductive structures (pads and lands) and dielectric structure can be formed on a conductive layer. A pre-molded substrate can be completed by forming wettable flanks including cavity and plating layer on conductive structures, thereby easily manufacturing the wettable flanks without using a bus bar.
Here, cavity 123 and coating 126 can be further formed on lead 118 to increase solder joint regions between lead 118 and solder 154, thereby improving secondary board level reliability of semiconductor device 100. In addition, since solder joints can be well observed even from the outside of semiconductor device 100 due to the increased joint height or volume afforded by cavity 123, an equipment-based vision test can be more accurately and rapidly performed.
The present disclosure comprises reference to certain examples, however, it will be understood by those skilled in the art that various changes may be made, and equivalents may be substituted without departing from the scope of the disclosure. In addition, modifications may be made to the disclosed examples without departing from the scope of the present disclosure. Therefore, it is intended that the present disclosure not be limited to the examples disclosed, but that the disclosure will include all examples falling within the scope of the appended claims.
Claims
1. A semiconductor device, comprising:
- a substrate having a substrate top side, a substrate lateral side, and a substrate bottom side;
- an electronic device on the substrate top side; and
- an encapsulant on the substrate top side and contacting a lateral surface of the electronic device;
- wherein the substrate comprises a conductive structure and a dielectric structure comprising a protrusion in contact with the encapsulant;
- wherein the conductive structure comprises a lead comprising a lead flank, the lead flank comprising a cavity and a conductive coating on a surface of the lead flank in the cavity; and
- wherein the conductive structure comprises a pad exposed at the substrate top side, embedded in the dielectric structure, and adjacent to the protrusion, to electrically couple with the electronic device via a first internal interconnect.
2. The semiconductor device of claim 1, wherein:
- the conductive structure comprises a paddle; and
- a second internal interconnect extends from a bottom side of the electronic device and couples to the paddle.
3. The semiconductor device of claim 1, wherein the dielectric structure comprises a dielectric layer that extends from the substrate bottom side to the substrate top side.
4. The semiconductor device of claim 1, wherein the cavity of the lead flank is dimple-shaped.
5. The semiconductor device of claim 1, wherein:
- the substrate comprises: a substrate first interior side perpendicular to the substrate lateral side; and a substrate second interior side perpendicular to the substrate bottom side;
- the substrate first interior side comprises a first interior surface of the dielectric structure, and a first coating surface of the conductive coating;
- the substrate second interior side comprises a second interior surface of the dielectric structure, and a second coating surface of the conductive coating; and
- the substrate first interior side is perpendicular to the substrate second interior side.
6. The semiconductor device of claim 1, wherein the protrusion bounds a lateral surface of the pad and extends into the encapsulant.
7. The semiconductor device of claim 1, wherein the lead flank is electrically coupled to a circuit pattern of an external device via solder that fills the cavity, covers a majority of a height of the lead, and is visible via a visual inspection.
8. The semiconductor device of claim 1, wherein: the encapsulant comprises a second molding material layer in contact with the first material layer.
- the dielectric structure comprises a first molding material layer; and
9. The semiconductor device of claim 1, wherein the cavity comprises:
- a first lead surface of the lead;
- a second lead surface of the lead, perpendicular to the first lead surface;
- a first jamb surface of the dielectric structure, perpendicular to the first lead surface and the second lead surface; and
- a second jamb surface of the dielectric structure, perpendicular to the first lead surface and the second lead surface, and opposite the first jamb surface across the cavity.
10-20. (canceled)
21. A semiconductor device, comprising:
- a conductive structure, wherein the conductive structure comprises a pad and a lead;
- a dielectric structure contacting the conductive structure, wherein the dielectric structure is adjacent to the pad and the lead, wherein a surface of the lead is depressed relative to a surface of the dielectric structure;
- a cavity in the lead adjacent to the dielectric structure; and
- a plating layer on the lead, including on a surface of the lead in the cavity, the plating layer in the cavity defining a wettable flank of the lead;
- wherein a protrusion of the dielectric structure protrudes beyond a surface of the pad.
22. The semiconductor device of claim 21, wherein the conductive structure further comprises a paddle, and further comprising:
- an electronic device adjacent to the conductive structure and electrically coupled with the paddle or the pad; and
- an encapsulant contacting the conductive structure and contacting a lateral surface of the electronic device;
- wherein a protrusion of the dielectric structure extends into the encapsulant.
23. The semiconductor device of claim 21, wherein the pad is between protrusions of the dielectric structure.
24. The semiconductor device of claim 21, wherein the conductive structure further comprises a paddle between the dielectric structure and another dielectric structure.
25. The semiconductor device of claim 24, further comprising a coating on a surface of the paddle.
26. The semiconductor device of claim 21, wherein:
- the lead comprises a lead base on the conductive structure; and
- a lead body on the lead base, wherein the lead base is wider than the lead body.
27. A semiconductor device, comprising:
- a dielectric structure in a conductive structure, wherein the dielectric structure comprises a protrusion and the conductive structure comprises a pad bounded by the protrusion;
- a lead in the conductive structure adjacent to the dielectric structure and comprising a cavity; and
- a plating on the conductive structure covering the lead including covering a surface of the lead in the cavity, wherein the plating and the cavity define a wettable flank of the lead.
28. The semiconductor device of claim 27, further comprising:
- an electronic device attached to the conductive structure, wherein the electronic device is coupled with the pad via an internal interconnect; and
- a molding compound contacting the conductive structure, wherein the molding compound contacts a side surface of the electronic device, and wherein the protrusion of the dielectric structure extends into the molding compound.
29. The semiconductor device of claim 27, wherein the cavity comprises a first cavity surface perpendicular to a second cavity surface.
30. The semiconductor device of claim 27, wherein the cavity comprises forming a dimple-shaped cavity surface.
31. The semiconductor device of claim 27, wherein:
- the protrusion protrudes higher than a surface of the pad; and
- a portion of the internal interconnect is bounded by the protrusion.
Type: Application
Filed: Jun 11, 2019
Publication Date: Dec 17, 2020
Applicant: Amkor Technology Singapore Holding Pte. Ltd. (Singapore)
Inventors: Won Bae Bang (Incheon), Kwang Seok Oh (Incheon), George Scott (Chandler, AZ)
Application Number: 16/437,106