PCI-E based POS terminal
Exemplary embodiments describe a system and a method for performing the functions of a PCI Express feature card remotely from a data processing system. The system is comprised of a circuit board connected to a PCI-E feature card. The PCI-E feature card is remotely located in comparison to the circuit board. Architecturally, the PCI-E feature card appears to the circuit board to be located at the circuit board.
Latest Toshiba Global Commerce Solutions Holding Corporation Patents:
1. Field of the Invention
The present invention relates generally to data processing systems. More specifically the present invention relates to a computer implemented method, apparatus, and computer program product for performing the functions of a PCI Express feature card remotely from the point-of-sale system unit.
2. Description of the Related Art
Point-of-sale (“POS”) terminals, such as cash registers, are used in a wide variety of retail businesses such as a supermarket, a convenience store, or the like, for performing such processes as calculating the total price of a purchase (goods or services) and calculating the amount of change due to a customer. Some point-of-sale terminals furthermore track purchases made and adjust a database of store inventory accordingly. Some point-of-sale terminals print commodity information about the purchased commodity name and its price on a receipt after adding advertising information such as commodity (or goods) advertisement, an announcement about an event which is scheduled to take place in the future, or the like thereto. Recently, there are also cases where, aside from the advertising information, information such as a coupon ticket or a lottery ticket is added to the print out. Thus, in many cases, each point-of-sale terminal must be a complete data processing system in order to perform all the functions required.
Many businesses use one form of point-of-sale input/output (I/O) device or another to assist in the purchase or sale of an item or to complete a sales transaction. There are many different communication interfaces used by the point-of-sale I/O devices. The many different interfaces require point-of-sale system units to be designed with one or two specific I/O communication interfaces, or a complex changeable connector implementation. Supporting these I/O communication interfaces results in large point-of-sale system units.
BRIEF SUMMARY OF THE INVENTIONExemplary embodiments describe a system and a method for performing the functions of a PCI-E feature card remotely from a data processing system. The system is comprised of a circuit board connected to a PCI-E feature card. The PCI-E feature card is remotely located in comparison to the circuit board. Architecturally, the PCI-E feature card appears to the circuit board to be located at the circuit board.
The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:
With reference now to the figures,
In the depicted example, server 104 and server 106 connect to network 102 along with storage unit 108. In addition, clients 110, 112, and 114 connect to network 102. These clients 110, 112, and 114 may be, for example, personal computers or network computers. In the depicted example, server 104 provides data, such as boot files, operating system images, and applications to clients 110, 112, and 114. Clients 110, 112, and 114 are clients to server 104 in this example. Network data processing system 100 may include additional servers, clients, and other devices not shown.
In the depicted example, network data processing system 100 is the Internet with network 102 representing a worldwide collection of networks and gateways that use the Transmission Control Protocol/Internet Protocol (TCP/IP) suite of protocols to communicate with one another. At the heart of the Internet is a backbone of high-speed data communication lines between major nodes or host computers, consisting of thousands of commercial, government, educational and other computer systems that route data and messages. Of course, network data processing system 100 also may be implemented as a number of different types of networks, such as for example, an intranet, a local area network (LAN), or a wide area network (WAN).
With reference now to
In the depicted example, data processing system 200 employs a hub architecture including north bridge and memory controller hub (NB/MCH) 202 and south bridge and input/output (I/O) controller hub (ICH) 204. Processing unit 206, main memory 208, and graphics processor 210 are connected to north bridge and memory controller hub 202. Graphics processor 210 may be connected to north bridge and memory controller hub 202 through an accelerated graphics port (AGP).
In the depicted example, local area network (LAN) adapter 212 connects to south bridge and I/O controller hub 204. Audio adapter 216, keyboard and mouse adapter 220, modem 222, read only memory (ROM) 224, hard disk drive (HDD) 226, CD-ROM drive 230, universal serial bus (USB) ports and other communications ports 232, and PCI/PCI-E devices 234 connect to south bridge and I/O controller hub 204 through bus 238 and bus 240. PCI/PCI-E devices may include, for example, Ethernet adapters, add-in cards and PC cards for notebook computers. ROM 224 may be, for example, a flash binary input/output system (BIOS).
Hard disk drive 226 and CD-ROM drive 230 connect to south bridge and I/O controller hub 204 through bus 240. Hard disk drive 226 and CD-ROM drive 230 may use, for example, an integrated drive electronics (IDE) or serial advanced technology attachment (SATA) interface. Super I/O (SIO) device 236 may be connected to south bridge and I/O controller hub 204.
An operating system runs on processing unit 206 and coordinates and provides control of various components within data processing system 200 in
As a server, data processing system 200 may be, for example, an IBM eServer™ xSeries® Bladecenter computer system, running Windows or LINUX operating system (eServer, pseries and AIX are trademarks of International Business Machines Corporation in the United States, other countries, or both while Linux is a trademark of Linus Torvalds in the United States, other countries, or both). Data processing system 200 may be a symmetric multiprocessor (SMP) system including a plurality of processors in processing unit 206. Alternatively, a single processor system may be employed.
Instructions for the operating system, the object-oriented programming system, and applications or programs are located on storage devices, such as hard disk drive 226, and may be loaded into main memory 208 for execution by processing unit 206. The processes for embodiments are performed by processing unit 206 using computer usable program code, which may be located in a memory such as, for example, main memory 208, read only memory 224, or in one or more peripheral devices 226 and 230.
Those of ordinary skill in the art will appreciate that the hardware in
In some illustrative examples, data processing system 200 may be a personal digital assistant (PDA), which is configured with flash memory to provide non-volatile memory for storing operating system files and/or user-generated data.
A bus system may be comprised of one or more buses, such as bus 238 or bus 240 as shown in
PCI Express (PCI-E) is a follow-on PC adapter card expansion interface. The PCI-E interface utilizes what are termed “lanes”. A lane is a serial signal channel. A PCI-E interface can be x1, x2, x4, x16 or x32 (servers only) lanes wide. A x1 PCI-E lane provides roughly 2× to 4× the data bandwidth of a standard PCI interface, or slot. A standard PCI slot uses a parallel bus that can be either 32 or 64 data bits wide, that uses multiple drivers and receivers to transfer all the bits in parallel (simultaneously). This interface is implemented using 1 physical wire for each data bit plus a separate set of signals/wires for bus control. The separate set comprises approximately twenty (20) signals/wires. A standard exists for the interface. Information on the standard may be found at www.pcisig.org.
In a typical PCI data transfer either four (4) bytes, if thirty-two (32) bits of data wide or eight (8) bytes, if sixty-four (64) bits of data wide, are transferred during each cycle. PCI-E is a serial transfer. Data that is being transferred is transferred as a “packet” of data, using a defined protocol, much like a LAN or other serial communications medium. Each lane of a PCI-E interface is composed of two data channels, one from the host to the device and one from the device to the host. All data transfer and control/synchronization on a per lane basis is accomplished using these two data channels. Each data channel is implemented using a differential, or two (2) wire interface, where a 1 or a 0 is determined based on the polarity of the voltage between the two wires. In a PCI-E data transaction, data is transferred from/to the host by PCI-E controllers at each end of the lane using the native architecture of the device and the controllers themselves convert this information into packets and transfer the data with no further involvement of the system.
Each lane is implemented with four (4) wires, the four wires comprise two transmit and receive pairs. Previous demonstrations have proven that a x1 PCI lane can be run over 100M CAT 6 Ethernet cable. CAT stands for category. Wiring categories are defined by the Electronic Industries Association, a trade group, also called EIA. A specific category of wiring is an EIA specification that defines specific technical characteristics, such as capacitance, crosstalk, impedance, and so forth of the wire. For instance, 10/100 Ethernet requires category (CAT) 5 cable while Gigabit Ethernet requires category (CAT) 6 cable. Category (CAT) 6 and category (CAT) 5 cable are both referred to generically as unshielded twisted pair cable. Prior to the development of PCI-E, it would not have been possible or practical to remotely locate a PCI feature card, because remotely locating the PCI feature card would require many wires to implement, approximately 90 or more wires to transfer information from one place to the other across a sixty-four (64) bit PCI interface. To one of ordinary skill in the art, it would be obvious that other types of connections may be used to drive PCI-E connections besides CAT 6 cable, such as a wireless connection or fiber optic cable, for example.
In an exemplary embodiment, utilization of PCI-E enables a data processing system, such as a point-of-sale system unit to be independent from the point-of-sale I/O devices and the communication interface requirements of the point-of-sale I/O device. The data processing hardware of the point-of-sale system unit may now be located in a server that is remote from the point-of-sale I/O devices, yet the data processing hardware architecturally appears to be local to the point-of-sale I/O devices.
Typically, the I/O communications interface to point-of-sale I/O devices is contained in a PCI adapter. The PCI adapter could be a dedicated feature card or physically located on the point-of-sale system unit motherboard. An exemplary embodiment provides for a PCI-E feature card that is at a location that is remote to the dedicated connection socket yet performs architecturally as if the PCI-E feature card was directly connected to the motherboard.
The invention can take the form of an entirely hardware embodiment or an embodiment containing both hardware and software elements.
For the purposes of this description, a computer-usable or computer readable medium can be any tangible apparatus that can contain, store, communicate, propagate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device.
The medium can be an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system (or apparatus or device) or a propagation medium. Examples of a computer-readable medium include a semiconductor or solid state memory, magnetic tape, a removable computer diskette, a random access memory (RAM), a read-only memory (ROM), a rigid magnetic disk and an optical disk. Current examples of optical disks include compact disk-read only memory (CD-ROM), compact disk-read/write (CD-R/W) and DVD.
A data processing system suitable for storing and/or executing program code will include at least one processor coupled directly or indirectly to memory elements through a system bus. The memory elements can include local memory employed during actual execution of the program code, bulk storage, and cache memories which provide temporary storage of at least some program code in order to reduce the number of times code must be retrieved from bulk storage during execution.
Input/output or I/O devices (including but not limited to keyboards, displays, pointing devices, etc.) can be coupled to the system either directly or through intervening I/O controllers.
Network adapters may also be coupled to the system to enable the data processing system to become coupled to other data processing systems or remote printers or storage devices through intervening private or public networks. Modems, cable modem and Ethernet cards are just a few of the currently available types of network adapters.
The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims
1. A data processing system for performing the functions of a Peripheral Component Interconnect Express feature card remotely from the data processing system, the data processing system comprising:
- a circuit board comprising a dedicated connection socket configured to have a Peripheral Component Interconnect Express feature card directly connected to the dedicated connection socket;
- a Peripheral Component Interconnect Express feature card remotely located in comparison to the circuit board and appearing architecturally to the circuit board to be located at the circuit board and to be directly connected to the dedicated connection socket;
- a plurality of input/output devices, each of the plurality of input/output devices connected to the Peripheral Component Interconnect Express feature card via one of a plurality of lanes of the Peripheral Component Interconnect Express feature card, wherein each of the plurality of lanes is a serial signal channel.
2. The data processing system of claim 1, wherein the data processing system is a point-of-sale system unit.
3. The data processing system of claim 2, further comprising:
- a plurality of Peripheral Component Interconnect Express connectors, wherein each of the plurality of Peripheral Component Interconnect Express connectors is located at a different one of the plurality of input/output devices; and
- a bus connecting each of the plurality of Peripheral Component Interconnect Express connectors to a different one of the plurality of lanes of the Peripheral Component Interconnect Express feature card.
4. The data processing system of claim 3, wherein the Peripheral Component Interconnect Express connection comprises an unshielded twisted pair cable.
5. The data processing system of claim 3, wherein the Peripheral Component Interconnect Express connection comprises a wireless connection.
6. The data processing system of claim 3, wherein the Peripheral Component Interconnect Express connection comprises a fiber optic cable.
7. The data processing system of claim 1, wherein the circuit board is a motherboard.
8. The data processing system of claim 1, wherein the bus is a Peripheral Component Interconnect Express connection.
9. A computer implemented method for performing functions of a Peripheral Component Interconnect Express feature card remotely located from a circuit board in a data processing system, the computer implemented method comprising:
- receiving input by one of a plurality of input/output devices, each of the plurality of input/output devices connected to the Peripheral Component Interconnect Express feature card via one of a plurality of lanes of the Peripheral Component Interconnect Express feature card, wherein each of the plurality of lanes is a serial signal channel;
- transmitting the input from one of a plurality of input/output device to the Peripheral Component Interconnect Express feature card, wherein the Peripheral Component Interconnect Express feature card remotely located in comparison to a circuit board and appearing architecturally to the circuit board to be located at the circuit board and to be directly connected to the dedicated connection socket; and
- transmitting the input from the Peripheral Component Interconnect Express feature card to the circuit board comprising a dedicated connection socket configured to have the Peripheral Component Interconnect Express feature card directly connected to the dedicated connection socket.
10. The computer implemented method of claim 9, further comprising:
- transmitting the input from one of a plurality of input/output device to the Peripheral Component Interconnect Express feature card via a bus connecting each of the plurality of Peripheral Component Interconnect Express connectors to a different one of the plurality of lanes of the Peripheral Component Interconnect Express feature card;
- and a plurality of Peripheral Component Interconnect connectors, wherein each of the plurality of input/output devices is connected to the bus via one of a plurality of Peripheral Component Interconnect Express connectors.
11. The computer implemented method of claim 10, wherein the bus is a Peripheral Component Interconnect Express connection.
12. The computer implemented method of claim 11, wherein the connection comprises an unshielded twisted pair cable.
13. The computer implemented method of claim 11, wherein the connector comprises a wireless connection.
14. The computer implemented method of claim 11, wherein the connector comprises a fiber optic cable.
15. The computer implemented method of claim 11, wherein the circuit board is a motherboard.
| 5712629 | January 27, 1998 | Curtiss et al. |
| 5790436 | August 4, 1998 | Chen et al. |
| 6415341 | July 2, 2002 | Fry et al. |
| 6484213 | November 19, 2002 | Nouri |
| 7234971 | June 26, 2007 | Chou et al. |
| 7520430 | April 21, 2009 | Stewart |
| 7650519 | January 19, 2010 | Hobbs et al. |
| 7716135 | May 11, 2010 | Angell |
| 7748622 | July 6, 2010 | Schon et al. |
| 20020116217 | August 22, 2002 | Yamakawa et al. |
| 20020116218 | August 22, 2002 | Tanaka et al. |
| 20030135418 | July 17, 2003 | Shekhar et al. |
| 20040135801 | July 15, 2004 | Thompson et al. |
| 20050080982 | April 14, 2005 | Vasilevsky et al. |
| 20050147117 | July 7, 2005 | Pettey et al. |
| 20050190536 | September 1, 2005 | Anderson et al. |
| 20050242178 | November 3, 2005 | Minowa |
| 20060039356 | February 23, 2006 | Rao et al. |
| 20060064391 | March 23, 2006 | Petrov et al. |
| 20060065721 | March 30, 2006 | Addison et al. |
| 20060160414 | July 20, 2006 | Chou et al. |
| 20070156436 | July 5, 2007 | Fisher et al. |
| 20080065738 | March 13, 2008 | Landers et al. |
| 20080071640 | March 20, 2008 | Nguyen |
| 20080209098 | August 28, 2008 | Landers et al. |
| 20080244052 | October 2, 2008 | Bradicich et al. |
| 20080255960 | October 16, 2008 | Nguyen |
| 20090006659 | January 1, 2009 | Collins et al. |
| 20090192815 | July 30, 2009 | Canada |
| 20110225341 | September 15, 2011 | Satoh et al. |
| 20120239579 | September 20, 2012 | Wolfs et al. |
| 20120316950 | December 13, 2012 | LaPorte et al. |
| 2003167647 | June 2003 | JP |
| 2004038955 | February 2004 | JP |
| 2005332396 | December 2005 | JP |
| 2006107092 | April 2006 | JP |
| 2006238270 | September 2006 | JP |
| 2007226696 | September 2007 | JP |
| 2010122762 | June 2010 | JP |
| 2010257411 | November 2010 | JP |
| 2011187052 | September 2011 | JP |
| 2011249793 | December 2011 | JP |
| 2012150623 | August 2012 | JP |
| 2013008230 | January 2013 | JP |
| 2006069190 | June 2006 | WO |
- “PCI Express Base Specification”, Mar. 28, 2005, PCI-SIG, Revision 1.1, pp. 27-29.
- Wang Wei; Li Ying, “A Fast Configuration Technology of PCI Express Based on Partial Reconfiguration,” Computational Intelligence and Design (ISCID), 2012 Fifth International Symposium on , vol. 1, pp. 152,155, Oct. 28-29, 2012.
- Ogundele, O.; Zavarsky, P.; Ruhl, R.; Lindskog, D., “The Implementation of a Full EMV Smartcard for a Point-of-Sale Transaction and Its Impact on the PCI DSS,” Privacy, Security, Risk and Trust (PASSAT), 2012 International Conference on and 2012 International Confernece on Social Computing (SocialCom) , pp. 797,806, Sep. 3-5, 2012.
- Bencivenni, M.; Carbone, A.; Fella, A.; Galli, D.; Marconi, U.; Peco, G.; Perazzini, S.; Vagnoni, V.; Zani, S., “High rate packet transmission on 10 Gbit/s Ethernet LAN using commodity hardware,” Real Time Conference, 2009. RT '09. 16th IEEE-NPSS , pp. 167,182, May 10-15, 2009.
- Japanese Information Materials for IDS, dated May 2, 2012, 2 pages (RPS920060086JP1).
Type: Grant
Filed: Sep 7, 2006
Date of Patent: Oct 15, 2013
Patent Publication Number: 20080065738
Assignee: Toshiba Global Commerce Solutions Holding Corporation (Tokyo)
Inventors: John David Landers, Jr. (Raleigh, NC), David John Steiner (Raleigh, NC)
Primary Examiner: Faisal M Zaman
Application Number: 11/470,825
International Classification: G06F 13/36 (20060101);
