Structures of and methods of fabricating split gate MIS devices

- Vishay-Siliconix

A split gate field effect transistor device. The device includes a split gate structure having a trench, a gate electrode and a source electrode. A first poly layer is disposed within the trench and is connected to the gate electrode. A second poly layer connected to the source electrode, wherein the first poly layer and the second poly layer are independent.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description

This application claims the benefit of U.S. Provisional Patent Application No. 61/253,455, filed Oct. 20, 2009, “STRUCTURES OF AND METHODS OF FABRICATING SPLIT GATE MIS DEVICES”, by Terrill, et al., which is incorporated herein in its entirety.

FIELD OF THE INVENTION

The present invention relates to trench MOS transistors.

BACKGROUND OF THE INVENTION

Power MOSFETs (metal-oxide-semiconductor field-effect transistors) comprise one of the most useful field effect transistors implemented in both analog and digital circuit applications as energy saving switches.

In general, a trench-based power MOSFET is built using a vertical structure as opposed to a planar structure. The vertical structure enables the transistor to sustain both high blocking voltage and high current.

The conventional trench MOS transistors have realized much higher cell density than the planar MOS transistors. But the denser pitches and the trench structures have increased gate-drain overlap capacitances and gate-drain charges. At high density the resistance of these structures is mainly limited by the epitaxial resistance for a given breakdown voltage. The so called split gate structure was proposed to overcome several drawbacks of the conventional trench structure performance. In this structure a shielded poly, which is connected to the source, is placed under the gate poly inside the trench.

Split gate structures have been known to have better switching, breakdown voltage, and lower on-resistance characteristics. But due to its complexity the split gate structure is more difficult to manufacture. Also at high density it is necessary to bury the split gate structure under a top isolation oxide so that a space saving self-aligned contact technique can be utilized. Under these conditions difficulties in forming a isolation oxide, gate poly, inter poly oxide and shield poly inside a trench are very challenging.

SUMMARY OF THE INVENTION

Embodiments of the present invention implement high density power field effect transistor that avoids the channel mobility problems caused by gate oxide scattering, that exhibits lower forward voltage (Vf) rated at high current; and that shows shorter channel length for faster switching. This invention can apply to DC-DC conversion as a synchronized rectifier transistor.

In one embodiment, the present invention is implemented as a split gate field effect transistor device. The device includes a split gate structure having a trench, a gate electrode and a source electrode, a first poly layer a disposed within the trench and connected to the source electrode. A second poly layer is disposed within the trench and connected to the gate electrode, wherein the first poly layer and the second poly layer are independent.

In one embodiment, the device further includes a gate contact connecting the second poly layer to the gate electrode, and a source contact connecting the first poly layer to the source electrode. Both contacts are made within the trench region.

In one embodiment, the device further includes an active region body and a source contact, wherein the active region body and the source contact are disposed at a same surface plane.

In one embodiment, the same surface plane is established via a CMP compatible process.

In one embodiment, a layout method is used to enable a CMP compatible process to connect the first poly layer to the source electrode and the second poly layer to the gate electrode the same surface plane with active region source contacts.

In one embodiment, the present invention is implemented as a CMP compatible split gate field effect transistor device. The device includes a split gate structure having a trench, a gate electrode and a source electrode. The device further includes a first poly layer disposed within the trench and connected to the source electrode, a second poly layer disposed within the trench and connected to the gate electrode, wherein the first poly layer and the second poly layer are independent. The device further includes a metal layer disposed over the split gate structure.

In one embodiment, the device further includes a gate contact connecting the second poly layer to the gate electrode, and a source contact connecting the first poly layer to the source electrode. Both contacts are made within the trench region.

In one embodiment, the device further includes an active region body and a source contact, wherein the active region body and the source contact are disposed at a same surface plane.

In one embodiment, the same surface plane is established via a CMP compatible process.

In one embodiment, a layout method is used to enable a CMP compatible process to connect the first poly layer to the source electrode and the second poly layer to the gate electrode the same surface plane with active region source contacts.

In one embodiment, the present invention is implemented as a planar split gate field effect transistor device, comprising:

The device includes a split gate structure having a trench, a gate electrode and a source electrode. The device further includes a first poly layer disposed within the trench and connected to the source electrode, a second poly layer disposed within the trench and connected to the gate electrode, wherein the first poly layer and the second poly layer are independent. The device further includes a metal layer disposed over the split gate structure, and wherein the first poly layer and the second poly layer are coplanar.

In one embodiment, the device further includes a gate contact connecting the second poly layer to the gate electrode, and a source contact connecting the first poly layer to the source electrode. Both contacts are made within the trench region.

In one embodiment, the device further includes an active region body and a source contact, wherein the active region body and the source contact are disposed at a same surface plane.

In one embodiment, the same surface plane is established via a CMP compatible process.

In one embodiment, a layout method is used to enable a CMP compatible process to connect the first poly layer to the source electrode and the second poly layer to the gate electrode in the same surface plane with active region source contacts.

The foregoing is a summary and thus contains, by necessity, simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not intended to be in any way limiting. Other aspects, inventive features, and advantages of the present invention, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention:

FIG. 1 shows a top-down view of a split gate structure in accordance with one embodiment of the present invention.

FIG. 2A shows a first cross sectional view of cut line A-A′ from FIG. 1 in accordance with one embodiment of the present invention.

FIG. 2B shows a second cross sectional view of cut line B-B′ from FIG. 1 in accordance with one embodiment of the present invention.

FIG. 2C shows a third cross sectional view of cut line C-C′ from FIG. 1 in accordance with one embodiment of the present invention.

FIG. 3A shows a first exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention.

FIG. 3B shows a second exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention.

FIG. 3C shows a third exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention. This figure shows the process profile after first poly CMP.

FIG. 3D shows a fourth exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention.

FIG. 3E shows a fifth exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention.

FIG. 4A shows a sixth exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention. This figure shows the process profile after second poly CMP.

FIG. 4B shows a seventh exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention.

FIG. 4C shows an eighth exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention. This figure shows the process profile after isolation oxide CMP.

FIG. 4D shows a ninth exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention.

FIG. 4E shows a tenth exemplary sequential process step implementing split gate structures using surface planarization by CMP in accordance with a one embodiment of the present invention.

 DETAILED DESCRIPTION OF THE EMBODIMENTS

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of embodiments of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the embodiments of the present invention.

Embodiments of the present invention function with trench MOS transistors having much higher cell density than conventional planar MOS transistors. Embodiments of the present invention utilize a split gate structure that overcome certain drawbacks of the conventional trench structure performance. Embodiments of the present invention employ a split gate structure having a shielded poly, which is connected to the source, is placed under the gate poly inside the trench. This feature provides better switching, breakdown voltage, and lower on-resistance characteristics.

Embodiments of the present invention advantageously utilize chemical mechanical polishing (CMP) to facilitate the fabrication of the complex split gate structure. The split gate structure is buried under a top isolation oxide so that a space saving self-aligned contact technique can be utilized. The use of chemical mechanical polishing facilitates the forming a isolation oxide, gate poly and shield poly inside a trench.

FIG. 1 shows a top-down view 100 of a split gate structure in accordance with one embodiment of the present invention. As depicted in FIG. 1, the view 100 shows an active region source contact 104 and a poly1 contact 103 connected the source electrode and a poly2 contact 102 connected to the gate electrode at the same surface plane. A legend 101 indicates the nature of the shaded areas of the view 100.

FIG. 1 embodiment comprises a chip design with oxide CMP and poly CMP compatible process and layout specifically tailored to fabricate a split gate power MOSFET. In the FIG. 1 embodiment, both the gate poly and source poly are picked up inside the trench. In one embodiment, device cell contact is realized by a self-aligned contact method. This process is highly scalable due to its inherit CMP compatibility.

As described above, embodiments of the present invention utilize chemical mechanical polishing to facilitate fabrication of the split gate structure. The use of CMP allows for the planarization of each film inside the trench. This aspect results in better structure control and improved process margin. In order for CMP to be used, both the process and device layout need to be optimized to generate a planner structure. An extra benefit of such a planner structure is the improvement in photo lithography depth of focus. The above described features of embodiments of the present invention enable an improved ability to scale the features of the process to a smaller dimension.

FIGS. 2A-C shows delineates the cross sectional views of the cut-lines of A-A′, B-B′, and C-C′ of FIG. 1. Specifically, FIG. 2A shows the cross sectional view 201 of cut line A-A′. FIG. 2B shows the cross sectional view 202 of cut line B-B′. FIG. 2C shows the cross sectional view 203 of cut line C-C′.

As depicted in the FIGS. 2A-C, the views 201-203 show the structures of the fabricated trench gated MIS device shown in FIG. 1. As described above, the fabricated trench gated MIS device incorporates split gate structures that have two independent poly layers inside the trench connected to the gate electrode and the source electrode, respectively.

In accordance with embodiments of the present invention, the fabricated trench gated MIS device implements the split gate structures having gate contact connecting the second poly layer and source contact connecting the first poly layer, and active region body and source contact at the same surface plane through CMP compatible processes.

It should be noted that in addition to the illustrated FIG. 1 method, there exist a number of different layout methods to connect poly1 layer to the source electrode effectively at the same surface plane with the other gate poly2 contacts and the active region source contacts that are within the scope of embodiments of the present invention.

FIGS. 3A-3E shows exemplary sequential process steps implementing split gate structures using surface planarization by CMP. Specifically, FIG. 3C shows the vertical structures after the application of poly1 and planarization via CMP.

FIGS. 4A-4E shows further exemplary sequential process steps implementing split gate structures using surface planarization by CMP. Specifically, FIG. 4A shows the vertical structures after the application of poly2 and planarization via CMP. Additionally, FIG. 4C shows the vertical structures after the application of oxide and planarization via CMP. In this manner, embodiments of the present invention implement a chip design with oxide CMP and poly CMP compatible process and layout specifically tailored for CMP to fabricate a split gate power MOSFET.

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order best to explain the principles of the invention and its practical application, thereby to enable others skilled in the art best to utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

Claims

1. A split gate field effect transistor device, comprising:

a split gate structure having a trench, a gate electrode and a source electrode;
a first poly layer disposed within the trench connected to the source electrode;
a source contact connecting the first poly layer;
a second poly layer connected to the gate electrode; and
a gate contact connecting the second poly layer, wherein a top portion of an oxide within said trench, a surface of an active region, the source contact and the gate contact are coplanar.

2. The device of claim 1, further comprising:

an active region body; and
a source contact, wherein the active region body and the source contact are disposed at a same surface plane.

3. The device of claim 2, wherein the same surface plane is established via a CMP compatible process.

4. The device of claim 2, wherein layout method is used to enable a CMP compatible process to connect the first poly layer to the source electrode and the second poly layer to the gate electrode within said trench.

5. A CMP compatible split gate field effect transistor device, comprising:

a split gate structure having a trench, a gate electrode and a source electrode;
a source contact coupled to the source electrode;
a first poly layer disposed within the trench coupled to the source electrode;
a second poly layer disposed within the trench coupled to the gate electrode;
a gate contact coupled to the second poly layer, wherein the first poly layer and the second poly layer are independent, and wherein a top portion of an oxide within said trench, a surface of an active region, the source contact and the gate contact are coplanar; and
a metal layer disposed over the split gate structure.

6. The device of claim 5 further comprising:

an active region body; and
a source contact, wherein the active region body and the source contact are disposed at a same surface plane.

7. The device of claim 6, wherein the same surface plane is established via a CMP compatible process.

8. The device of claim 7, wherein layout method is used to enable a CMP compatible process to connect the first poly layer to the source electrode and the second poly layer to the gate electrode within said trench.

9. A planar split gate field effect transistor device, comprising:

a split gate structure having a trench, a gate electrode and a source electrode;
a first poly layer disposed within the trench and connected to the source electrode;
a source contact connecting the first poly layer;
a second poly layer is disposed within the trench and connected to the gate electrode by a gate contact, wherein the first poly layer and the second poly layer are independent, and wherein the first poly layer and the second poly layer are both disposed within the trench substantially in their entirety, and wherein a top portion of an oxide within said trench a surface of an active region, the source contact and the gate contact are coplanar.

10. The device of claim 9, further comprising:

an active region body; and
a source contact, wherein the active region body and the source contact are disposed at a same surface plane.

11. The device of claim 10, wherein the same surface plane is established via a CMP compatible process.

12. The device of claim 11, wherein layout method is used to enable a CMP compatible process to connect the first poly layer to the source electrode and the second poly layer to the gate electrode within said trench.

Referenced Cited
U.S. Patent Documents
4710790 December 1, 1987 Okamoto et al.
4881105 November 14, 1989 Davari et al.
5283201 February 1, 1994 Tsang et al.
5321289 June 14, 1994 Baba et al.
5477071 December 19, 1995 Hamamoto et al.
5502320 March 26, 1996 Yamada
5614751 March 25, 1997 Yilmaz et al.
5637898 June 10, 1997 Baliga
5668026 September 16, 1997 Lin et al.
5726463 March 10, 1998 Brown et al.
5763915 June 9, 1998 Hshieh et al.
5864159 January 26, 1999 Takahashi
5877528 March 2, 1999 So
5914503 June 22, 1999 Iwamuro et al.
5998833 December 7, 1999 Baliga
6031265 February 29, 2000 Hshieh
6084264 July 4, 2000 Darwish
6211549 April 3, 2001 Funaki et al.
6242775 June 5, 2001 Noble
6255683 July 3, 2001 Radens et al.
6281547 August 28, 2001 So et al.
6291298 September 18, 2001 Williams et al.
6309929 October 30, 2001 Hsu et al.
6404007 June 11, 2002 Mo et al.
6413822 July 2, 2002 Williams et al.
6462376 October 8, 2002 Wahl et al.
6489204 December 3, 2002 Tsui
6495884 December 17, 2002 Harada et al.
6525373 February 25, 2003 Kim
6545315 April 8, 2003 Hshieh et al.
6548860 April 15, 2003 Hshieh et al.
6621107 September 16, 2003 Blanchard et al.
6683346 January 27, 2004 Zeng
6707128 March 16, 2004 Moriguchi et al.
6781199 August 24, 2004 Takahashi
6838722 January 4, 2005 Bhalla et al.
6882000 April 19, 2005 Darwish et al.
6900100 May 31, 2005 Williams et al.
6906380 June 14, 2005 Pattanayak et al.
6921697 July 26, 2005 Darwish et al.
7005347 February 28, 2006 Bhalla et al.
7009247 March 7, 2006 Darwish
7335946 February 26, 2008 Bhalla et al.
7345342 March 18, 2008 Challa et al.
7385248 June 10, 2008 Herrick et al.
7393749 July 1, 2008 Yilmaz et al.
7494876 February 24, 2009 Giles et al.
7544571 June 9, 2009 Park
7598143 October 6, 2009 Zundel et al.
7868381 January 11, 2011 Bhalla et al.
7936009 May 3, 2011 Pan et al.
8247865 August 21, 2012 Hirler
8629505 January 14, 2014 Nishiwaki
8686493 April 1, 2014 Thorup et al.
20020036319 March 28, 2002 Baliga
20020056884 May 16, 2002 Baliga
20030086296 May 8, 2003 Wu et al.
20030178676 September 25, 2003 Henninger et al.
20030201502 October 30, 2003 Hsieh
20040021173 February 5, 2004 Sapp
20040038479 February 26, 2004 Hsieh
20040084721 May 6, 2004 Kocon et al.
20040113202 June 17, 2004 Kocon et al.
20050001268 January 6, 2005 Baliga
20050079676 April 14, 2005 Mo et al.
20050082591 April 21, 2005 Hirler et al.
20050151190 July 14, 2005 Kotek et al.
20050167742 August 4, 2005 Challa et al.
20060017056 January 26, 2006 Hirler
20060113577 June 1, 2006 Ohtani
20060209887 September 21, 2006 Bhalla et al.
20060214221 September 28, 2006 Challa et al.
20060273386 December 7, 2006 Yilmaz et al.
20060281249 December 14, 2006 Yilmaz et al.
20070004116 January 4, 2007 Hshieh
20070037327 February 15, 2007 Herrick et al.
20070108511 May 17, 2007 Hirler
20070108515 May 17, 2007 Hueting et al.
20070132014 June 14, 2007 Hueting
20070155104 July 5, 2007 Marchant et al.
20070221952 September 27, 2007 Thorup et al.
20080073707 March 27, 2008 Darwish
20080076222 March 27, 2008 Zundel et al.
20080135889 June 12, 2008 Session
20080166845 July 10, 2008 Darwish
20080197407 August 21, 2008 Challa et al.
20080199997 August 21, 2008 Grebs et al.
20080265289 October 30, 2008 Bhalla et al.
20090035900 February 5, 2009 Thorup et al.
20090050959 February 26, 2009 Madson
20090057756 March 5, 2009 Hshieh
20090072301 March 19, 2009 Bhalla et al.
20090162989 June 25, 2009 Cho et al.
20090246923 October 1, 2009 Park
20090273026 November 5, 2009 Wilson et al.
20090309156 December 17, 2009 Darwish et al.
20100006928 January 14, 2010 Pan et al.
20110079843 April 7, 2011 Darwish et al.
20110089485 April 21, 2011 Gao et al.
20120043602 February 23, 2012 Zeng et al.
20120061753 March 15, 2012 Nishiwaki
20120267704 October 25, 2012 Siemieniec et al.
20130049072 February 28, 2013 Heineck et al.
20130221436 August 29, 2013 Hossain et al.
Foreign Patent Documents
102005041322 March 2007 DE
0717450 June 1996 EP
S63296282 February 1988 JP
H03211885 January 1990 JP
03211885 September 1991 JP
H07-045817 February 1995 JP
H07-235676 September 1995 JP
H08-167711 June 1996 JP
H10173175 June 1998 JP
H11068102 September 1999 JP
2000223705 August 2000 JP
2001308327 November 2001 JP
2002110984 April 2002 JP
2003282870 October 2003 JP
2003309263 October 2003 JP
2004241413 August 2004 JP
2005032941 February 2005 JP
2005057050 March 2005 JP
2005191221 July 2005 JP
2006202931 August 2006 JP
2007529115 October 2007 JP
2008543046 November 2008 JP
2008546189 December 2008 JP
2008546216 December 2008 JP
2009505403 February 2009 JP
2009141005 June 2009 JP
2009542002 November 2009 JP
2010505270 February 2010 JP
2011258834 December 2011 JP
2012059943 March 2012 JP
2013508980 March 2013 JP
9403922 February 1994 WO
0025363 May 2000 WO
0025365 May 2000 WO
0042665 July 2000 WO
0051167 August 2000 WO
0065646 November 2000 WO
2005065385 July 2005 WO
2006127914 November 2006 WO
2007021701 February 2007 WO
2007129261 November 2007 WO
2009026174 February 2009 WO
2011050115 April 2011 WO
Other references
  • K Imai et al., “Decrease in Trenched Surface Oxide Leakage Currents by Rounding Off Oxidation”, Extended Abstracts of the 18.sup.th (1986 International) Conference on Solid State Devices and Materials, Tokyo 1986, pp. 303-306.
  • Y. Baba et al., “High Reliable UMOSFET with Oxide-Nitride Complex Gate Structure” 1997 IEEE, pp. 369-372.
  • Hsu et al., “A Novel Trench Termination Design for 100-V TMBS Diode Application”, IEEE Electron Device Letters, vol. 22 No. 11, Nov. 2001, pp. 551-552.
  • Initial Publication with ISR, Nov. 7, 2013, International application No. PCT/US2013/038956, Korean Intellectual Property Office, Republic of Korea.
  • Initial Publication with ISR, Nov. 7, 2013, International application No. PCT/US2013/038957, Korean Intellectual Property Office, Republic of Korea.
Patent History
Patent number: 9425305
Type: Grant
Filed: Aug 26, 2010
Date of Patent: Aug 23, 2016
Patent Publication Number: 20110210406
Assignee: Vishay-Siliconix (Santa Clara, CA)
Inventors: Kyle Terrill (Santa Clara, CA), Yang Gao (San Jose, CA), Chanho Park (Pleasanton, CA)
Primary Examiner: Thomas L Dickey
Application Number: 12/869,554
Classifications
Current U.S. Class: With Means (other Than Self-alignment Of The Gate Electrode) To Decrease Gate Capacitance (e.g., Shield Electrode) (257/340)
International Classification: H01L 29/78 (20060101); H01L 29/40 (20060101); H01L 29/66 (20060101); H01L 29/423 (20060101);