Facade for enclosing data processing apparatus or the like
Latest Honeywell Information Systems Inc. Patents:
- Multiple shared memory arrangement wherein multiple processors individually and concurrently access any one of plural memories
- Apparatus for controlling concurrent operations of a system control unit including activity register circuitry
- Address boundary detector
- Interactive terminal system using a prepoll prior to transferring information from the controller to the work station
- Computer memory apparatus
Description
FIG. 1 is a left side, top and front perspective view of the facade for enclosing data processing apparatus or the like showing our new design;
FIG. 2 is a left or a right side elevation of the same;
FIG. 3 is a right side, bottom and rear perspective view of the same;
FIG. 4 is a cross-sectional view of the same at position determined by the arrows in FIG. 3;
FIG. 5 is a perspective view of the right-most front panels of the same; and
FIG. 6 FIG. 7, FIG. 8, and FIG. 9 are right, rear and top perspective views of the same illustration configurations resulting from changes in the various number of panels comprising the facade.
Referenced Cited
U.S. Patent Documents
D205510 | August 1966 | Dalton |
D236897 | September 1975 | Siegel et al. |
3725746 | April 1973 | Carroll |
Patent History
Patent number: D252875
Type: Grant
Filed: Aug 25, 1977
Date of Patent: Sep 11, 1979
Assignee: Honeywell Information Systems Inc. (Phoenix, AZ)
Inventor: George R. Daniels (Phoenix, AZ)
Primary Examiner: Susan J. Lucas
Attorney: William W. Holloway, Jr.
Application Number: 5/827,486
Type: Grant
Filed: Aug 25, 1977
Date of Patent: Sep 11, 1979
Assignee: Honeywell Information Systems Inc. (Phoenix, AZ)
Inventor: George R. Daniels (Phoenix, AZ)
Primary Examiner: Susan J. Lucas
Attorney: William W. Holloway, Jr.
Application Number: 5/827,486
Classifications
Current U.S. Class:
D14/40;
D13/40
International Classification: D1402; D1303;
International Classification: D1402; D1303;