Jacketed circuit card
- IBM
Latest IBM Patents:
- EFFICIENT RANDOM MASKING OF VALUES WHILE MAINTAINING THEIR SIGN UNDER FULLY HOMOMORPHIC ENCRYPTION (FHE)
- MONITORING TRANSFORMER CONDITIONS IN A POWER DISTRIBUTION SYSTEM
- FUSED MULTIPLY-ADD LOGIC TO PROCESS INPUT OPERANDS INCLUDING FLOATING-POINT VALUES AND INTEGER VALUES
- Thermally activated retractable EMC protection
- Natural language to structured query generation via paraphrasing
Description
FIG. 1 is a left side view of a jacketed circuit card showing my new design;
FIG. 2 is a front view thereof shown on a larger scale;
FIG. 3 is a front and upper right isometric view thereof;
FIG. 4 is a top view thereof;
FIG. 5 is a rear view thereof shown on the same scale as FIG. 2; and,
FIG. 6 is a right side view thereof.
Referenced Cited
U.S. Patent Documents
D261644 | November 3, 1981 | McKinsey et al. |
D298327 | November 1, 1988 | Kimura |
D301341 | May 30, 1989 | Miyashita |
D305886 | February 6, 1990 | Banjo et al. |
5031076 | July 9, 1991 | Kiku |
5107073 | April 21, 1992 | Steffen |
5214498 | May 25, 1993 | Lehman et al. |
5333100 | July 26, 1994 | Anhalt et al. |
5339222 | August 16, 1994 | Simmons et al. |
Patent History
Patent number: D376133
Type: Grant
Filed: Jun 7, 1993
Date of Patent: Dec 3, 1996
Assignee: International Business Machines Corporation (Armonk, NY)
Inventor: Albert J. Kerklaan (Milton)
Primary Examiner: Joel Sincavage
Attorney: Anthony N. Magistrale
Application Number: 0/9,270
Type: Grant
Filed: Jun 7, 1993
Date of Patent: Dec 3, 1996
Assignee: International Business Machines Corporation (Armonk, NY)
Inventor: Albert J. Kerklaan (Milton)
Primary Examiner: Joel Sincavage
Attorney: Anthony N. Magistrale
Application Number: 0/9,270
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)