Fin for use in a semiconductor wafer heat processing apparatus
Latest Tokyo Electron Limited Patents:
- Substrate processing apparatus and substrate processing method
- Substrate processing apparatus, data processing method, and data processing program
- Plasma processing apparatus and plasma processing method
- Detection method and plasma processing apparatus
- Management apparatus, prediction method, and prediction program
Description
FIG. 1 a perspective view of fin for use in a semiconductor wafer heat processing apparatus;
FIG. 2 a right side view thereof;
FIG. 3 a front elevational view thereof;
FIG. 4 a top plan view thereof;
FIG. 5 a bottom plan view thereof;
FIG. 6 a cross-sectional view taken along line VI--VI in FIG. 3;
FIG. 7 a cross-sectional view taken along line VII--VII in FIG. 3; and,
FIG. 8 a cross-sectional view taken along line VIII--VIII in FIG. 3.
Referenced Cited
Patent History
Patent number: D404374
Type: Grant
Filed: Feb 12, 1998
Date of Patent: Jan 19, 1999
Assignee: Tokyo Electron Limited (Tokyo-To)
Inventor: Norifumi Kimura (Shiroyama-Machi)
Primary Examiner: Brian N. Vinson
Law Firm: Ladas & Parry
Application Number: 0/83,717
Type: Grant
Filed: Feb 12, 1998
Date of Patent: Jan 19, 1999
Assignee: Tokyo Electron Limited (Tokyo-To)
Inventor: Norifumi Kimura (Shiroyama-Machi)
Primary Examiner: Brian N. Vinson
Law Firm: Ladas & Parry
Application Number: 0/83,717
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)
International Classification: 1303;
International Classification: 1303;