Wireless processor-based system
- Intel
Latest Intel Patents:
- METHODS AND ARRANGEMENTS TO BOOST WIRELESS MEDIA QUALITY
- DUAL PIPELINE PARALLEL SYSTOLIC ARRAY
- HIGH-PERFORMANCE INPUT-OUTPUT DEVICES SUPPORTING SCALABLE VIRTUALIZATION
- MULTI-LAYERED OPTICAL INTEGRATED CIRCUIT ASSEMBLY WITH A MONOCRYSTALLINE WAVEGUIDE AND LOWER CRYSTALLINITY BONDING LAYER
- PLANAR INTEGRATED CIRCUIT PACKAGE INTERCONNECTS
Description
FIG. 1 is a top plan view of a wireless processor-based system;
FIG. 2 is a right side elevational view and the left side elevation view is a mirror image;
FIG. 3 is a bottom plan view thereof;
FIG. 4 is a back elevational view thereof; and,
FIG. 5 is a front elevational view thereof.
The broken lines are shown in the view for illustrative purposes only and form no part of the claimed design.
Claims
The ornamental design for the wireless processor-based system, as shown and described.
Referenced Cited
Patent History
Patent number: D462955
Type: Grant
Filed: Apr 13, 2001
Date of Patent: Sep 17, 2002
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Paul C. Van Note (Portland, OR), Monesh S. Chokshi (Beaverton, OR), Daniel G. Schkolnik (Portland, OR), Christopher Loew (Palo Alto, CA), Markus Diebel (San Francisco, CA)
Primary Examiner: Freda Nunn
Attorney, Agent or Law Firm: Trop, Pruner & Hu, P.C.
Application Number: 29/140,173
Type: Grant
Filed: Apr 13, 2001
Date of Patent: Sep 17, 2002
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Paul C. Van Note (Portland, OR), Monesh S. Chokshi (Beaverton, OR), Daniel G. Schkolnik (Portland, OR), Christopher Loew (Palo Alto, CA), Markus Diebel (San Francisco, CA)
Primary Examiner: Freda Nunn
Attorney, Agent or Law Firm: Trop, Pruner & Hu, P.C.
Application Number: 29/140,173
Classifications
