Computer processor enclosure
- IBM
Latest IBM Patents:
- Data Link Layer Low Density Scramble Pattern
- Placeholder with dielectric liner protection to prevent direct backside contact (DBC) from shorting to gate
- Structure and method to form a stack field effect transistor with different channel oriented gate-all-around devices
- Direct backside contact with replacement backside dielectric
- Distributed computing for dynamic generation of optimal and interpretable prescriptive policies with interdependent constraints
Description
FIG. 1 is a top, front, left side isometric view of a computer processor enclosure, showing our new design;
FIG. 2 is a front view thereof;
FIG. 3 is a right side, back isometric view thereof;
FIG. 4 is a left side, back isometric view thereof;
FIG. 5 is a top plan view thereof; and,
FIG. 6 is a rear view thereof.
The bottom of the computer processor enclosure is unornamented.
Claims
The ornamental design for a computer processor enclosure, as shown and described.
Referenced Cited
Patent History
Patent number: D467919
Type: Grant
Filed: Jan 30, 2002
Date of Patent: Dec 31, 2002
Assignee: International Business Machines Corporation (Armonk, NY)
Inventors: Richard Andrew Crisp (Rochester, MN), Bob Springer (Rochester, MN)
Primary Examiner: Freda Nunn
Attorney, Agent or Law Firm: James R. Nock
Application Number: 29/154,891
Type: Grant
Filed: Jan 30, 2002
Date of Patent: Dec 31, 2002
Assignee: International Business Machines Corporation (Armonk, NY)
Inventors: Richard Andrew Crisp (Rochester, MN), Bob Springer (Rochester, MN)
Primary Examiner: Freda Nunn
Attorney, Agent or Law Firm: James R. Nock
Application Number: 29/154,891
Classifications
