Shadow frame
Latest Applied Materials, Inc. Patents:
- AUTOMATED DIAL-IN OF ELECTROPLATING PROCESS PARAMETERS BASED ON WAFER RESULTS FROM EX-SITU METROLOGY
- HIGH TEMPERATURE BIASABLE HEATER WITH ADVANCED FAR EDGE ELECTRODE, ELECTROSTATIC CHUCK, AND EMBEDDED GROUND ELECTRODE
- HIGH-PRECISION IN-SITU VERIFICATION AND CORRECTION OF WAFER POSITION AND ORIENTATION FOR ION IMPLANT
- SELECTIVE WAVEGUIDE ION IMPLANTATION TO ADJUST LOCAL REFRACTIVE INDEX FOR PHOTONICS
- SHOWERHEAD HEATED BY CIRCULAR ARRAY
Description
Claims
The ornamental design for a shadow frame, as shown and described.
Referenced Cited
U.S. Patent Documents
5352294 | October 4, 1994 | White et al. |
6355108 | March 12, 2002 | Won et al. |
6773562 | August 10, 2004 | Inagawa et al. |
D568839 | May 13, 2008 | Mitsui et al. |
20040123799 | July 1, 2004 | Clark |
20060011137 | January 19, 2006 | Keller |
20060103289 | May 18, 2006 | Kim et al. |
20060148368 | July 6, 2006 | Kang et al. |
20080213679 | September 4, 2008 | Miyakawa et al. |
Patent History
Patent number: D608742
Type: Grant
Filed: Nov 14, 2008
Date of Patent: Jan 26, 2010
Assignee: Applied Materials, Inc. (Santa Clara, CA)
Inventor: Robin L. Tiner (Santa Cruz, CA)
Primary Examiner: Daniel D Bui
Assistant Examiner: Thomas J Johannes
Attorney: Patterson & Sheridan LLP
Application Number: 29/327,941
Type: Grant
Filed: Nov 14, 2008
Date of Patent: Jan 26, 2010
Assignee: Applied Materials, Inc. (Santa Clara, CA)
Inventor: Robin L. Tiner (Santa Cruz, CA)
Primary Examiner: Daniel D Bui
Assistant Examiner: Thomas J Johannes
Attorney: Patterson & Sheridan LLP
Application Number: 29/327,941
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)