Electronic computer with an at least partially transparent input device
Latest Intel Patents:
- METHODS AND ARRANGEMENTS TO BOOST WIRELESS MEDIA QUALITY
- DUAL PIPELINE PARALLEL SYSTOLIC ARRAY
- MULTI-LAYERED OPTICAL INTEGRATED CIRCUIT ASSEMBLY WITH A MONOCRYSTALLINE WAVEGUIDE AND LOWER CRYSTALLINITY BONDING LAYER
- ENHANCED SECURITY KEYS FOR WI-FI ASSOCIATION FRAMES
- HIGH-PERFORMANCE INPUT-OUTPUT DEVICES SUPPORTING SCALABLE VIRTUALIZATION
The broken lines shown in the preceding FIGURES illustrate portions of the computer and form no part of the claimed design.
Claims
The ornamental design for an electronic computer with an at least partially transparent input device, as shown and described.
D358376 | May 16, 1995 | Poon |
6480373 | November 12, 2002 | Landry et al. |
D616880 | June 1, 2010 | Andre et al. |
D631043 | January 18, 2011 | Kell |
7999792 | August 16, 2011 | Tsuji et al. |
D649544 | November 29, 2011 | Chiu et al. |
D658171 | April 24, 2012 | Masui et al. |
D660835 | May 29, 2012 | Cheng |
20050243783 | November 3, 2005 | Lee et al. |
20070120762 | May 31, 2007 | O'Gorman |
20090179859 | July 16, 2009 | Wisebourt et al. |
20090322689 | December 31, 2009 | Kwong et al. |
20110242750 | October 6, 2011 | Oakley |
20110255727 | October 20, 2011 | Azuchi |
- Notice of Allowance received for U.S. Appl. No. 29/423,470, mailed on May 30, 2013, 9 Pages.
- Response to Restriction Requirement for U.S. Appl. No. 29/423,470, filed May 6, 2013, 2 pages.
- Restriction Requirement received for U.S. Appl. No. 29/423,470, mailed on Apr. 5, 2013. 6 Pages.
- Office Action Received for U.S. Appl. No. 29/423,471, mailed on May 30, 2013, 7 Pages.
- Restriction Requirement received for U.S. Appl. No. 29/423,471, mailed on Apr. 16, 2013, 6 Pages.
- Office Action Received for U.S. Appl. No. 29/423,472, mailed on May 30, 2013, 6 Pages.
- Response to Restriction Requirement received for U.S. Appl. No. 29/423,472, filed on May 17, 2013, 2 Pages.
- Restriction Requirement received for U.S. Appl. No. 29/423,472, mailed on Apr. 17, 2013, 6 pages.
- Response to Ex-parte Qualye Action Received for U.S. Appl. No. 29/423,476, filed Jun. 10, 2013, 12 pages.
- Restriction Requirement received for U.S. Appl. No. 29/423,471, filed May 16, 2013, 2 pages.
- Office Action received for U.S. Appl. No. 29/423,475 mailed on May 2, 2013, 6 pages.
- Office Action received for U.S. Appl. No. 29/423,476 mailed on Apr. 8, 2013, 6 pages.
- Notice of Allowance received for U.S. Appl. No. 29/423,476 mailed on Jun. 20, 2013, 6 pages.
- Response to Restriction Requirement received for U.S. Appl. No. 29/423,475, filed Jun. 3, 2013, 2 pages.
- Notice of allowance for U.S. Appl. No. 29/423,471 mailed on Sep. 18, 2013, 8 Pages.
- Notice of Allowance for U.S. Appl. No. 29/423,472, mailed on Sep. 19, 2013, 8 pages.
- Supplemental Notice of allowance for U.S. Appl. No. 29/423,471, mailed on Oct. 15, 2013, 7 pages.
- Notice of Allowance for U.S. Appl. No. 29/423,476, mailed on Oct. 25, 2013, 10 Pages.
Type: Grant
Filed: May 31, 2012
Date of Patent: Mar 25, 2014
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Peter Adamson (Portland, OR), Gary Paek (Beaverton, OR), Nicholas Oakley (Portland, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/423,474