Semiconductor device
Latest Fuji Electric Co., Ltd. Patents:
Description
The ornamental design of the present disclosure is a semiconductor device forming a case that may accommodate a plurality of semiconductor modules arranged in a line.
Claims
The ornamental design for a semiconductor device, as shown and described.
Referenced Cited
U.S. Patent Documents
5057648 | October 15, 1991 | Blough et al. |
D357672 | April 25, 1995 | Terasawa et al. |
5408128 | April 18, 1995 | Furnival |
D364383 | November 21, 1995 | Yamada et al. |
D364384 | November 21, 1995 | Shimizu et al. |
D364385 | November 21, 1995 | Shimizu et al. |
D389808 | January 27, 1998 | Yamada et al. |
5761040 | June 2, 1998 | Iwasa et al. |
D396450 | July 28, 1998 | Nishiura et al. |
6078501 | June 20, 2000 | Catrambone et al. |
6521983 | February 18, 2003 | Yoshimatsu et al. |
7425757 | September 16, 2008 | Takubo |
D587662 | March 3, 2009 | Soutome et al. |
D589012 | March 24, 2009 | Soyano et al. |
D606951 | December 29, 2009 | Soyano et al. |
D653633 | February 7, 2012 | Soyano |
D653634 | February 7, 2012 | Soyano |
D686174 | July 16, 2013 | Soyano |
D699693 | February 18, 2014 | Otsuka et al. |
20010038143 | November 8, 2001 | Sonobe et al. |
20110044012 | February 24, 2011 | Matsumoto |
Patent History
Patent number: D706232
Type: Grant
Filed: Jun 21, 2013
Date of Patent: Jun 3, 2014
Assignee: Fuji Electric Co., Ltd. (Kawasaki-shi, Kanagawa)
Inventor: Hideyo Nakamura (Kawasaki)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/458,663
Type: Grant
Filed: Jun 21, 2013
Date of Patent: Jun 3, 2014
Assignee: Fuji Electric Co., Ltd. (Kawasaki-shi, Kanagawa)
Inventor: Hideyo Nakamura (Kawasaki)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/458,663
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)