Electronic device
- Intel
Latest Intel Patents:
- SEARCHING LOOP TRANSFORMATION SCHEDULE FOR DEEP LEARNING MODEL
- SUBSTRATE ENGINEERING FOR III-N TRANSISTORS
- TECHNOLOGIES FOR BASE DIE THERMAL MANAGEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
- INTEGRATED CIRCUIT PACKAGE INCLUDING A SUBSTRATE WITH PACKAGE SUBSTRATE SIDE CONDUCTIVE CONTACTS FIRST APPROACH
- TECHNOLOGIES FOR BASE DIE PLACEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
Description
The broken lines shown in the drawings illustrate portions of the electronic device and form no part of the claimed design.
Claims
The ornamental design for an electronic device, as shown and described.
Referenced Cited
Patent History
Patent number: D740801
Type: Grant
Filed: Nov 21, 2013
Date of Patent: Oct 13, 2015
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Cheng Feng (Shanghai)
Primary Examiner: Freda S Nunn
Application Number: 29/473,434
Type: Grant
Filed: Nov 21, 2013
Date of Patent: Oct 13, 2015
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Cheng Feng (Shanghai)
Primary Examiner: Freda S Nunn
Application Number: 29/473,434
Classifications
Current U.S. Class:
Laptop Type (D14/315)