Electronic device
- Intel
Latest Intel Patents:
- DIE-TO-DIE ADAPTER
- STACKED RANDOM ACCESS MEMORY DEVICES WITH MULTILAYER CONTINUOUS VIAS
- DEVICE, METHOD AND SYSTEM TO PROTECT COMMUNICATIONS WITH A RESOURCE OF A TRUSTED EXECUTION ENVIRONMENT
- CLOCK PHASE MANAGEMENT FOR DIE-TO-DIE (D2D) INTERCONNECT
- BLOCK QUANTIZATION PARAMETER ADAPTATION BASED ON SPATIAL STATISTICS AND TRANSFORM DOMAIN STATISTICS
Description
The broken lines shown in the drawings illustrate portions of the electronic device and form no part of the claimed design.
Claims
The ornamental design for an electronic device, as shown and described.
Referenced Cited
Patent History
Patent number: D740801
Type: Grant
Filed: Nov 21, 2013
Date of Patent: Oct 13, 2015
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Cheng Feng (Shanghai)
Primary Examiner: Freda S Nunn
Application Number: 29/473,434
Type: Grant
Filed: Nov 21, 2013
Date of Patent: Oct 13, 2015
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Cheng Feng (Shanghai)
Primary Examiner: Freda S Nunn
Application Number: 29/473,434
Classifications
Current U.S. Class:
Laptop Type (D14/315)