Computer
Latest Intel Patents:
- SEARCHING LOOP TRANSFORMATION SCHEDULE FOR DEEP LEARNING MODEL
- SUBSTRATE ENGINEERING FOR III-N TRANSISTORS
- TECHNOLOGIES FOR BASE DIE THERMAL MANAGEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
- INTEGRATED CIRCUIT PACKAGE INCLUDING A SUBSTRATE WITH PACKAGE SUBSTRATE SIDE CONDUCTIVE CONTACTS FIRST APPROACH
- TECHNOLOGIES FOR BASE DIE PLACEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
The broken line showings of a logo (e.g., “intel”) are for the purpose of illustrating environmental structure, and the broken lines form no part of the claimed design.
The shade lines show surface contour and not surface ornamentation.
Claims
The ornamental design for a computer, as shown and described.
Type: Grant
Filed: Nov 14, 2017
Date of Patent: Mar 19, 2019
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Aleksander Magi (Aloha, OR), Randall W. Martin (Hillsboro, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/625,973