Electronic device
Latest Intel Patents:
- TECHNOLOGIES FOR COLLECTING DELAY RELATED MEASUREMENTS FROM USER PLANE FUNCTIONS USING TRACES
- GATE CONTACT PATTERNING FOR STATIC RANDOM-ACCESS MEMORY
- THROUGH-GATE STRUCTURE WITH AN AIRGAP SPACER IN A SEMICONDUCTOR DEVICE
- COMPOSITE BACKPLATE ARCHITECTURES FOR BACKSIDE POWER DELIVERY AND ASSOCIATED METHODS
- POWER SPECTRAL DENSITY LIMIT FOR 6 GHZ
The broken line showings of connector ports and screw heads are for the purpose of illustrating portions of the electronic device that form no part of the claimed design.
The shade lines show surface contour and not surface ornamentation.
Claims
The ornamental design for an electronic device, as shown and described.
D375116 | October 29, 1996 | Chiba |
6392871 | May 21, 2002 | Yanase |
7221330 | May 22, 2007 | Finke-Anlauff |
D687037 | July 30, 2013 | Zhou |
D741070 | October 20, 2015 | Martin |
9152190 | October 6, 2015 | Heymann |
D759018 | June 14, 2016 | Subramaniam |
9363904 | June 7, 2016 | Szeto |
D783599 | April 11, 2017 | Bai |
9729683 | August 8, 2017 | Okuley |
D816086 | April 24, 2018 | Chen |
D843367 | March 19, 2019 | Magi |
D848442 | May 14, 2019 | Okuley |
D860210 | September 17, 2019 | Collins |
20080062625 | March 13, 2008 | Batio |
20120274565 | November 1, 2012 | Moser |
20140139990 | May 22, 2014 | Moser |
20150138094 | May 21, 2015 | Kim |
20150185770 | July 2, 2015 | Martin |
20160349989 | December 1, 2016 | Yu |
20170277228 | September 28, 2017 | Wong |
20180210504 | July 26, 2018 | Moser |
20180343760 | November 29, 2018 | Lee |
Type: Grant
Filed: Dec 22, 2017
Date of Patent: Sep 8, 2020
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Stephen D. Berry (Bastrop, TX), David M. Collins (Portland, OR), Randall W. Martin (Conroe, TX)
Primary Examiner: Sandra S Snapp
Assistant Examiner: Katherine Glennon
Application Number: 29/630,874