Contact, Coating, Or Surface Geometry Patents (Class 136/256)
-
Patent number: 10879405Abstract: A solar cell includes a conductive area including first and second conductive areas on one surface of a semiconductor substrate, a passivation film having opening and an electrode including a first electrode connected to the first conductive area and a second electrode connected to the second conductive area, the electrode including an adhesive layer on the semiconductor substrate or the conductive area, an electrode layer on the adhesive layer and including a metal, and a barrier layer disposed on the electrode layer and including a metal that is different from the metal of the electrode layer, the electrode layer having a thickness greater than a thickness of each of the adhesive layer and the barrier layer, a width of the electrode layer being larger than a width of the opening, and the barrier layer having a higher melting point than a melting point of the electrode layer.Type: GrantFiled: January 18, 2019Date of Patent: December 29, 2020Assignee: LG ELECTRONICS INC.Inventors: Jeongbeom Nam, Seunghwan Shim, Jisoo Ko
-
Patent number: 10873045Abstract: This invention relates to a novel structure of photovoltaic devices (e.g. photovoltaic cells also called as solar cells) are provided. The cells are based on the micro or nano scaled structures which could not only increase the surface area but also have the capability of reducing the reflection and increasing the absorption of incident light. More specifically, the structures are based on 3D structure which are made of electric materials covering semiconductors, insulators, dielectric, polymer, and metallic type materials. By using such structures reflection loss of the light from the cell is significantly reduced, increasing the absorption, which results in increasing the conversion efficiency of the solar cell, and reducing the usage of material while increasing the flexibility of the solar cell. The structures can be also used in other optical devices wherein the reflection loss and absorption are required to enhance significantly improve the device performances.Type: GrantFiled: May 5, 2017Date of Patent: December 22, 2020Assignee: Banpil Photonics, Inc.Inventor: Achyut Kumar Dutta
-
Patent number: 10870772Abstract: Fusing nanowire inks are described that can also comprise a hydrophilic polymer binder, such as a cellulose based binder. The fusing nanowire inks can be deposited onto a substrate surface and dried to drive the fusing process. Transparent conductive films can be formed with desirable properties.Type: GrantFiled: September 11, 2018Date of Patent: December 22, 2020Assignee: C3Nano Inc.Inventors: Ying-Syi Li, Xiqiang Yang, Yu Kambe, Xiaofeng Chen, Hua Gu, Steven Michael Lam, Melanie Maniko Inouye, Arthur Yung-Chi Cheng, Alex Da Zhang Tan, Christopher Steven Scully, Ajay Virkar
-
Patent number: 10868210Abstract: Disclosed is a solar cell including a semiconductor substrate, a protective-film layer on a surface of the semiconductor substrate, a polycrystalline semiconductor layer over the protective-film layer, a first conductive area formed by selectively doping the semiconductor layer with a first conductive dopant, a second conductive area doped with a second conductive dopant and located between neighboring portions of the first conductive area, an undoped barrier area located between the first conductive area and the second conductive area, a first electrode connected to the first conductive area, and a second electrode connected to the second conductive area. Each of the first conductive area and the second conductive area includes a second crystalline area having a crystalline structure different from that of the barrier area, and the second crystalline areas of the first and second conductive areas include a second polycrystalline area and a fourth crystalline area having different depths.Type: GrantFiled: December 20, 2016Date of Patent: December 15, 2020Assignee: LG ELECTRONICS INC.Inventors: Indo Chung, Mihee Heo, Juhong Yang, Eunjoo Lee, Jeongbeom Nam
-
Patent number: 10859733Abstract: An optical functional film containing a siliceous material, wherein a refractive index nA of one surface A of said optical functional film to light is larger than a refractive index nb of the other side surface B to light, and the refractive index to light gradually decreases from said surface A to said surface B and wherein when a refractive index of a medium X coming into contact with said surface A is nx and a refractive index of a medium Y coming into contact with said surface B is ny, the relation ny<nb<na<nx is satisfied and wherein the film is manufactured by the steps of a first layer forming step and a second layer forming step; and a heating step of heating to cure said first layer and said second layer, wherein the contacting parts of said first layer and said second layer are compatibilized.Type: GrantFiled: April 13, 2016Date of Patent: December 8, 2020Assignee: Merck Patent GmbHInventors: Toshiakai Nonaka, Naofumi Yoshida, Yuji Tashiro
-
Patent number: 10861987Abstract: Proposed is a method for manufacturing a selective emitter using a surface structure, the method includes: preparing a wafer; forming fine first surface unevenness in each of front and rear faces of the wafer; forming a texturing-inhibiting film on each of the front and rear faces of the wafer; partially patterning the front texturing-inhibiting film to expose a portion of the front face of the wafer; forming second surface unevenness in the exposed portion of the wafer, wherein the second surface unevenness has a roughness greater and deeper than a roughness of the first surface unevenness; removing the texturing-inhibiting films; and forming a selective emitter on a surface of the wafer having the first surface unevenness and the second surface unevenness defined therein using a doping process.Type: GrantFiled: September 6, 2019Date of Patent: December 8, 2020Assignee: Research & Business Foundation Sungkyunkwan UniversityInventors: Junsin Yi, Minkyu Ju, Young-Hyun Cho, Eun-Chel Cho, Youngkuk Kim, Kumar Mallem
-
Patent number: 10854767Abstract: The solar cell includes an n-type semiconductor layer and a p-type semiconductor layer on a first principal surface of a crystalline silicon substrate. The n-type semiconductor layer is provided so as to extend over a part on a p-type semiconductor layer-formed region provided with the p-type semiconductor layer, and a p-type semiconductor layer non-formed-region where the p-type semiconductor layer is not provided. In a region where the n-type semiconductor layer is provided on the p-type semiconductor layer, a protecting layer is between the p-type semiconductor layer and the n-type semiconductor layer. The protecting layer includes: an underlying protecting layer that is in contact with the p-type semiconductor layer; and an insulating layer that is on the underlying protecting layer. The underlying protecting layer includes an intrinsic silicon-based layer or an n-type silicon-based layer.Type: GrantFiled: March 7, 2016Date of Patent: December 1, 2020Assignee: KANEKA CORPORATIONInventors: Hayato Kawasaki, Kunta Yoshikawa, Kunihiro Nakano, Katsunori Konishi, Kenji Yamamoto
-
Patent number: 10854853Abstract: A flexible organic light-emitting diode (OLED) display and a method for manufacturing the same are provided. The method includes: forming an organic light-emitting display layer on a flexible substrate; coating a nanocomposite material on the organic emitting display layer to form a nanocomposite layer; and forming a first inorganic layer on the nanocomposite layer. The nanocomposite material is obtained by modifying surfaces of a plurality of nanoparticles with oleyl phosphate and then dispersing the modified nanoparticles in an organic monomer.Type: GrantFiled: June 22, 2017Date of Patent: December 1, 2020Assignee: WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Jiangjiang Jin, Hsianglun Hsu
-
Patent number: 10847663Abstract: A solar cell includes a semiconductor substrate; at least one conductive type region on the semiconductor substrate; a protective layer on the at least one conductive type region; and an electrode disposed on the protective layer and electrically connected to the conductive type region.Type: GrantFiled: January 28, 2015Date of Patent: November 24, 2020Assignee: LG ELECTRONICS INC.Inventors: Indo Chung, Seunghwan Shim, Ilhyoung Jung, Jeongbeom Nam
-
Patent number: 10840394Abstract: Methods of manufacturing a semiconductor device, and resulting semiconductor device are described. In an example, the method for manufacturing a semiconductor device include forming a semiconductor region and forming a metal seed region over the semiconductor region. The method can include placing a conductive strip over a first portion of the metal region, where the conductive strip is formed over the semiconductor region. The method can include bonding a contacting portion of the conductive strip to the first portion the metal region. The method can include etching a second portion of the metal region and where the conductive strip inhibits etching of the first portion of the metal region. In an example, the conductive strip can have a coating. In one example, the semiconductor device can be a solar cell.Type: GrantFiled: September 25, 2015Date of Patent: November 17, 2020Assignee: Total Marketing ServicesInventor: Nils-Peter Harder
-
Patent number: 10840392Abstract: A solar cell can have a first dielectric formed over a first doped region of a silicon substrate. The solar cell can have a second dielectric formed over a second doped region of the silicon substrate, where the first dielectric is a different type of dielectric than the second dielectric. A doped semiconductor can be formed over the first and second dielectric. A positive-type metal and a negative-type metal can be formed over the doped semiconductor.Type: GrantFiled: March 20, 2020Date of Patent: November 17, 2020Assignee: SunPower CorporationInventor: David D. Smith
-
Patent number: 10822269Abstract: A method of manufacture of a coated glazing includes the following steps in sequence a) providing a transparent glass substrate, b) etching a surface of the substrate with an acidic gas, and c) directly or indirectly coating said surface with at least one layer based on a transparent conductive coating (TCC) and/or at least one layer based on a material with a refractive index of at least 1.75.Type: GrantFiled: December 20, 2019Date of Patent: November 3, 2020Assignee: Pilkington Group LimitedInventors: Kevin David Sanderson, Neil McSporran, David Alan Strickler, Leo James Pyrah
-
Patent number: 10825938Abstract: A solar cell module is disclosed. The solar cell module includes a plurality of solar cells each including a semiconductor substrate, in which a p-n junction is formed, and a plurality of first and second electrodes which are formed on a back surface of the semiconductor substrate and are separated from each other, a plurality of interconnectors which are connected to the first electrodes or the second electrodes included in each solar cell and connect the plurality of solar cells in series, and a conductive adhesive attaching the interconnectors to the first electrodes or the second electrodes. The conductive adhesive includes the same material or the same metal-based material as a metal material included in at least one of the interconnectors or the first and second electrodes.Type: GrantFiled: June 25, 2015Date of Patent: November 3, 2020Assignee: LG ELECTRONICS INC.Inventors: Taehee Shin, Daehee Jang, Chunghyun Lim
-
Patent number: 10825996Abstract: A light emitting device can include a layered perovskite, thereby determining the color of emission of the device.Type: GrantFiled: September 27, 2017Date of Patent: November 3, 2020Assignee: MASSACHUSETTS INSTITUTE OF TECHNOLOGYInventors: Daniel Norbert Congreve, William A. Tisdale, Mark Clayton Weidman, Michael Seitz
-
Patent number: 10818651Abstract: A package structure includes an insulating encapsulation, a semiconductor die, and a filter structure. The semiconductor die is encapsulated in the insulating encapsulation. The filter structure is electrically coupled to the semiconductor die, wherein the filter structure includes a patterned metallization layer with a pattern having a double-spiral having aligned centroids thereof.Type: GrantFiled: January 29, 2019Date of Patent: October 27, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sen-Kuei Hsu, Hsin-Yu Pan, Ming-Hsien Tsai
-
Patent number: 10797215Abstract: This disclosure provides systems, methods, and apparatus related to graded thermoelectric materials. In one aspect, a method includes providing a plurality of nanostructures. The plurality of nanostructures comprise a thermoelectric material, with nanostructures of the plurality of nanostructures having first ligands disposed on surfaces of the nanostructures. The plurality of nanostructures is deposited on a substrate to form a layer. The layer is contacted with a solution containing second ligands. A ligand exchange process occurs where some of the first ligands disposed on the plurality of nanostructures are replaced with the second ligands. A first region of the layer is removed from contact with the solution so that the ligand exchange process does not occur in the first region of the layer, with the ligand exchange process occurring in the layer in contact with the solution. The layer is then removed from contact with the solution.Type: GrantFiled: September 1, 2016Date of Patent: October 6, 2020Inventors: Boris Russ, David Brown, Jared Lynch, Tristan Day, Nelson E. Coates, Ayaskanta Sahu, Jason D. Forster, Jeffrey Snyder, Jeffrey J. Urban, Rachel A. Segalman
-
Patent number: 10796857Abstract: The present invention relates to an inorganic/organic hybrid perovskite compound film. An inorganic/organic hybrid perovskite compound film according to the present invention is polycrystalline, and has a discontinuous (100) plane scattering intensity on a grazing incidence wide angle x-ray scattering (GIWAXS) spectrum obtained using an x-ray wavelength of 1.0688 ?.Type: GrantFiled: April 5, 2017Date of Patent: October 6, 2020Assignees: KOREA RESEARCH INSTITUTE OF CHEMICAL TECHNOLOGY, UNIST (ULSAN NATIONAL INSTITUTE OF SCIENCE AND TECHNOLOGY)Inventors: Jang Won Seo, Jun Hong Noh, Nam Joong Jeon, Sang Il Seok
-
Patent number: 10793965Abstract: A method creating a patterned film with cuprous oxide and light comprising the steps of electrodepositing copper from a solution onto a substrate; illuminating selected areas of said deposited copper with light having photon energies above the band gap energy of 2.0 eV to create selected illuminated sections and non-illuminated sections; and stripping non-illuminated sections leaving said illuminated sections on the substrate. An additional step may include galvanically replacing the copper with one or more noble metals.Type: GrantFiled: August 29, 2017Date of Patent: October 6, 2020Assignee: Board Of Trustees Of The University Of ArkansasInventors: Robert H. Coridan, James M. Lowe
-
Patent number: 10790256Abstract: A wiring board includes an insulator layer, and a connection terminal having a first surface and a side surface intersecting the first surface. The first surface is exposed from the insulator layer, and the insulator layer includes a gap formed along at least a part of the side surface.Type: GrantFiled: March 15, 2019Date of Patent: September 29, 2020Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Hirofumi Takeuchi
-
Patent number: 10784399Abstract: A method is provided for fabricating a graphene light emitting transistor. The method includes: forming a gate electrode on a substrate; forming a gate insulating layer on the substrate and the gate electrode; forming a graphene oxide layer on the gate insulating layer; reducing two ends of the graphene oxide layer to respectively form a source electrode and a drain electrode made of graphene; forming a graphene quantum dot layer on an unreduced part of the graphene oxide layer, the source electrode, and the drain electrode; and forming a water and oxygen resistant layer on the graphene quantum dot layer.Type: GrantFiled: January 15, 2020Date of Patent: September 22, 2020Assignee: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventor: Yong Fan
-
Patent number: 10777694Abstract: A solar cell can include a semiconductor substrate; a tunneling layer formed over the semiconductor substrate; a conductive area located over the tunneling layer, the conductive area including a first conductive area of a first conductive type and a second conductive area of a second conductive type; and an electrode including a first electrode connected to the first conductive area and a second electrode connected to the second conductive area, wherein a mark is located in at least one of the first conductive area and the second conductive area, and has a different shape from that of a crystal plane of the semiconductor substrate and the conductive area, and wherein the mark is formed along a longitudinally extending edge of at least one of the first conductive area and the second conductive area.Type: GrantFiled: July 3, 2019Date of Patent: September 15, 2020Assignee: LG ELECTRONICS INC.Inventors: Indo Chung, Juhong Yang, Eunjoo Lee, Mihee Heo
-
Patent number: 10777363Abstract: Provided are a hole transport material composite including a lead-free perovskite (Cs2SnI6), a liquid ionic conductor and a solvent that is a solid at a room temperature, a solar cell, and a method of manufacturing the lead-free perovskite-based hole transport material composite.Type: GrantFiled: December 20, 2017Date of Patent: September 15, 2020Assignee: UNIST (ULSAN NATIONAL INSTITUTE OF SCIENCE AND TECHNOLOGY)Inventors: Tae-Hyuk Kwon, HyeonOh Shin, Byung-Man Kim
-
Patent number: 10770606Abstract: A space-grade solar array includes relatively small cells with integrated wiring embedded into or incorporated directly onto a printed circuit board. The integrated wiring provides an interface for solar cells having back side electrical contacts. The single side contacts enable the use of pick and place (PnP) technology in manufacturing the space-grade solar array. The solar cell is easily and efficiently packaged and electrically interconnected with other solar cells on a solar panel such as by using PnP process. The back side contacts are matched from a size and positioning standpoint to corresponding contacts on the printed circuit board.Type: GrantFiled: November 21, 2017Date of Patent: September 8, 2020Assignee: Sierra Nevada CorporationInventors: Brian Anthony, Rodney Dobson, Matthew Johnson, Scott Christiansen, L. Eric Ruhl
-
Patent number: 10768754Abstract: Disclosed is a touch input device capable of inputting a touch signal, a vehicle having the same, and a manufacturing method thereof. A touch input device comprises: a touch portion including a concave portion and receiving a touch signal of a user; a base integrally combined with the touch portion or disposed at a lower side of the touch portion and having pattern grooves in an area corresponding to the touch portion; and sensing patterns having a conductive material and arranged on the pattern grooves. The sensing patterns located at a lower side of the concave portion have a resistance smaller than a resistance of the sensing patterns located at an outer side of the concave portion.Type: GrantFiled: November 18, 2016Date of Patent: September 8, 2020Assignees: HYUNDAI MOTOR COMPANY, KAI MOTORS CORPORATIONInventors: Gi Deok Kwon, Jong Bok Lee
-
Patent number: 10756223Abstract: A method for manufacturing a solar cell having preparing a semiconductor substrate having a dielectric film on at least a first main surface, partially removing the dielectric film of the semiconductor substrate, and forming an electrode along a region where the dielectric film is partially removed, including measuring relative positional relationship between a position of a region where the dielectric film is partially removed and a position of the formed electrode in the semiconductor substrate after partially removing the dielectric film and forming the electrode, wherein for a newly prepared semiconductor substrate having a dielectric film on at least a first main surface, the dielectric film is partially removed after adjusting a position of a region based on the measured positional relationship. This improves the yield ratio of the solar cell by reducing positional displacement between the region where the dielectric film is partially removed and the electrode.Type: GrantFiled: October 14, 2016Date of Patent: August 25, 2020Assignee: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Takenori Watabe, Ryo Mitta, Hiroshi Hashigami, Hiroyuki Ohtsuka
-
Patent number: 10756282Abstract: A photovoltaic device that absorbs optical energy and generates electrical energy, the photovoltaic device including a base; a two-dimensional (2D) organic-inorganic perovskite layer assembly located on the base, wherein the 2D organic-inorganic perovskite layer assembly includes an inorganic layer sandwiched by first and second organic layers; and first and second electrodes formed on a surface of the 2D organic-inorganic perovskite layer assembly, opposite to the base. A location of the first and second electrodes is selected to define a layer-edge 0° surface, which extends within the surface of the 2D organic-inorganic perovskite layer assembly, parallel to an edge of the inorganic layer.Type: GrantFiled: October 25, 2019Date of Patent: August 25, 2020Assignee: KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Jr-Hau He, Bin Cheng
-
Patent number: 10749047Abstract: The solar cell element includes a semiconductor substrate with first and second surfaces, a passivation layer located on the second surface, a protective layer located on the passivation layer, and a back-surface electrode located on the protective layer. The back-surface electrode is electrically connected to the semiconductor substrate via one or more hole portions penetrating the protective layer and the passivation layer. The protective layer includes a first region showing a tendency to increase in thickness as a distance from an inner edge portion of the hole portion and a second region surrounding the first region. A distance between a position of the first region farthest from the inner edge portion and the inner edge portion is larger than a thickness in the second region. The back-surface electrode shows a tendency to decrease in thickness on the first region as a distance from the inner edge portion.Type: GrantFiled: March 26, 2019Date of Patent: August 18, 2020Assignee: KYOCERA CORPORATIONInventors: Norihiko Matsushima, Akihiro Mizumoto, Akira Murao, Junji Aranami
-
Patent number: 10741711Abstract: A plurality of solar cells are sealed by an encapsulant between a first protective member and a second protective member. A fixing member fixes, among the plurality of solar cells, a first solar cell and a second solar cell that are adjacent to each other. The fixing member includes a release surface and a non-release surface that are oriented in opposite directions. The non-release surface has disposed thereon a first bonding region and a second bonding region that have adhesive strength, and a non-bonding region different from the first bonding region and the second bonding region.Type: GrantFiled: June 19, 2017Date of Patent: August 11, 2020Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Hiroyuki Kannou, Masanori Maeda, Keisuke Ogawa
-
Patent number: 10741300Abstract: The present invention provides a thick-film paste composition for printing the front side of a solar cell device having one or more insulating layers. The thick-film paste comprises an electrically conductive metal and an oxide composition dispersed in an organic medium that includes microgel particles and an organopolysiloxane.Type: GrantFiled: September 25, 2017Date of Patent: August 11, 2020Assignee: E I DU PONT DE NEMOURS AND COMPANYInventors: Hoang Vi Tran, Hee Hyun Lee, Michael Stephen Wolfe
-
Patent number: 10741705Abstract: An optoelectronic device with an antireflective surface comprises a semiconductor substrate having a textured surface including a plurality of surface protrusions and/or indentations. A first electrode is in contact with the semiconductor substrate and spaced apart from a second electrode that is also in contact with the semiconductor substrate. The textured surface is fabricated by inverse metal-assisted chemical etching, and thus the semiconductor substrate is substantially devoid of ion-induced defects.Type: GrantFiled: July 13, 2018Date of Patent: August 11, 2020Assignee: The Board of Trustees of the University of IllinoisInventors: Xiuling Li, Jeong Dong Kim, Munho Kim
-
Patent number: 10730012Abstract: Various embodiments disclosed relate to extraction of target materials using a CZTS sorbent. A method of extracting a target material from a medium includes contacting a copper zinc tin sulfur (CZTS) sorbent with the target material in the medium including the target material to form a used CZTS sorbent that includes the target material. The method also includes separating the used CZTS sorbent from the medium.Type: GrantFiled: October 23, 2019Date of Patent: August 4, 2020Assignee: CHEMICAL AND METAL TECHNOLOGIES LLCInventors: Hal Stuhler, Lori Stuhler, Van T. Walworth, Scott Drummond
-
Patent number: 10734535Abstract: A composition for forming an electrode includes a conductive powder, a glass frit, an organic binder, and a solvent, wherein the organic binder includes a polymer including a first structural unit selected from a structural unit represented by Chemical Formula 1A, a structural unit represented by Chemical Formula 1B, and a combination thereof, and the a second structural unit represented by Chemical Formula 2. Each substituent of Chemical Formula 1A, Chemical Formula 1B and Chemical Formula 2 is the same as in the detailed description.Type: GrantFiled: March 9, 2016Date of Patent: August 4, 2020Assignee: SAMSUNG SDI CO., LTD.Inventors: Hyungseok Park, Sungil Moon, Hwansung Cheon
-
Patent number: 10727366Abstract: The resent invention relates to a method for manufacturing a solar cell, the method comprising the steps of: (a) forming a lower electrode layer on a substrate; (b) forming a CIGS light absorbing layer on the lower electrode layer by supplying a copper precursor to deposit a copper thin film using chemical vapor deposition and then supplying a gallium precursor, an indium precursor, and a first selenium precursor to deposit a gallium thin film and an indium-selenium thin film using chemical vapor deposition; and (c) sequentially forming a buffer layer and a front electrode layer on the CIGS light absorbing layer.Type: GrantFiled: January 13, 2016Date of Patent: July 28, 2020Assignee: MECAROENERGY CO., LTD.Inventors: Hyuk Kyoo Jang, Dong Soo Seok, Gyu Hyun Lee, Ho Gun Lee
-
Patent number: 10727412Abstract: The dye-sensitized solar cell comprises a first electrode including a porous semiconductor layer supporting a dye, a second electrode serving as the counter electrode of the first electrode, and an electrolytic solution filled between the first electrode and the second electrode. The second electrode includes a counter electrode conductive layer containing carbon microparticles and supporting a dye that is the same as that supported by the porous semiconductor layer.Type: GrantFiled: August 10, 2017Date of Patent: July 28, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Atsushi Fukui, Tomohisa Yoshie, Kei Kasahara, Naoto Nishimura, Daisuke Toyoshima
-
Patent number: 10723648Abstract: The present invention relates to a tellurium-oxide-based glass composition for forming a glass-to-metal seal to alloys or metals having a coefficient of thermal expansion higher than 16 ppm/° C., said composition comprising TeO2, ZnO, TiO2 and optionally K2O and being essentially free of lead oxide, sodium oxide and vanadium oxide. In addition it relates to the use of the glass composition according to the invention to form a glass-to-metal seal between copper or a copper alloy and an alloy or a metal having a coefficient of thermal expansion higher than 16 ppm/° C., in particular aluminum alloys. It furthermore relates to a connector comprising a contact made of copper or of copper alloy, an insert and/or shell made of a metal or alloy having a coefficient of thermal expansion higher than 16 ppm/° C. and, by way of glass-to-metal sealant between the contact and the insert and/or shell, a tellurium-oxide-based glass having the composition according to the invention.Type: GrantFiled: May 19, 2016Date of Patent: July 28, 2020Assignee: AXON CABLEInventors: Leen De Deken, Ning Yu, Christian Przybilla
-
Patent number: 10727285Abstract: An OLED panel may be embedded with a near-infrared organic photosensor and may be configured to implement biometric recognition without an effect on an aperture ratio of an OLED emitter. The OLED panel may include a substrate, an OLED stack on the substrate and configured to emit visible light, and an NIR light sensor stack between the substrate and the OLED stack and including an NIR emitter configured to emit NIR light and an NIR detector. The OLED panel may be included in one or more various electronic devices.Type: GrantFiled: July 5, 2018Date of Patent: July 28, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Chil Hee Chung, Sangyoon Lee, Yong Wan Jin, Kyung Bae Park, Kwang Hee Lee
-
Patent number: 10717157Abstract: Provided is a solder material having oxidation resistance at the time of melting solder or after melting it, as well as managing a thickness of oxide film at a fixed value or less before melting the solder. A Cu core ball 1A is provided with a Cu ball 2A for keeping a space between a semiconductor package and a printed circuit board and a solder layer 3A that covers the Cu ball 2A. The solder layer 3A is composed of Sn or a solder alloy whose main component is Sn. For the Cu core ball 1A, lightness is equal to or more than 65 in the L*a*b* color space and yellowness is equal to or less than 7.0 in the L*a*b* color space, and more preferably, the lightness is equal to or more than 70 and the yellowness thereof is equal to or less than 5.1.Type: GrantFiled: November 5, 2014Date of Patent: July 21, 2020Assignee: Senju Metal Industry Co., Ltd.Inventors: Takahiro Hattori, Hiroyoshi Kawasaki, Hiroshi Okada, Takahiro Roppongi, Daisuke Soma, Isamu Sato
-
Patent number: 10714642Abstract: A solar cell and a solar cell module are disclosed. The solar cell includes a semiconductor substrate, an emitter region extending in a first direction, a back surface field region extending in the first direction in parallel with the emitter region, a first electrode connected to the emitter region and extending in the first direction, and a second electrode connected to the back surface field region and extending in the first direction. The first electrode has different linewidths at two positions that are separated from each other in the first direction. The second electrode has different linewidths at two positions that are separated from each other in the first direction. A linewidth of the first electrode and a linewidth of the second electrode are different from each other at two positions that are separated from each other in a second direction crossing the first direction.Type: GrantFiled: July 15, 2016Date of Patent: July 14, 2020Assignee: LG ELECTRONICS INC.Inventors: Daehee Jang, Minpyo Kim, Bojoong Kim
-
Patent number: 10707440Abstract: The disclosure discloses a display panel, a method for fabricating the same and a display device. The display panel includes: a base substrate and a cover plate arranged opposite to each other, an organic light emitting display arranged between the base substrate and the cover plate, a frame sealant arranged between the base substrate and the cover plate and located around the organic light emitting display, and a filler arranged in a sealing space constituted by the base substrate, the cover plate and the frame sealant. The display panel further comprises: an elastic component arranged between the frame sealant and the organic light emitting display.Type: GrantFiled: January 26, 2018Date of Patent: July 7, 2020Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Wenjun Hou
-
Patent number: 10700232Abstract: A multijunction solar cell comprising at least a first subcell and a second subcell, a first alpha layer disposed over said first solar subcell grown using a surfactant and dopant including selenium or tellurium, the first alpha layer configured to prevent threading dislocations from propagating; a metamorphic grading interlayer disposed over and directly adjacent to said first alpha layer; a second alpha layer grown using a surfactant and dopant including selenium or tellurium over and disposed directly adjacent to said grading interlayer to prevent threading dislocations from propagating; wherein the second solar subcell is disposed over said grading interlayer such that the second solar subcell is lattice mismatched with respect to the first solar subcell.Type: GrantFiled: March 24, 2017Date of Patent: June 30, 2020Assignee: SolAero Technologies Corp.Inventors: Benjamin Cho, Yong Lin, Pravin Patel, Mark Stan, Arthur Cornfeld, Daniel McGlynn, Fred Newman
-
Patent number: 10700222Abstract: Approaches for the metallization of solar cells and the resulting solar cells are described. In an example, a method of fabricating a solar cell involves forming a plurality of alternating N-type and P-type regions in or above a substrate. The method also involves forming a metal seed layer on the plurality of alternating N-type and P-type regions. The method also involves patterning at least a portion of the metal seed layer at regions in alignment with locations between the alternating N-type and P-type regions. The method also involves, subsequent to the patterning, etching to form trenches at the locations between the alternating N-type and P-type regions, isolating the alternating N-type and P-type regions from one another.Type: GrantFiled: April 16, 2018Date of Patent: June 30, 2020Assignee: SunPower CorporationInventors: Gabriel Harley, Scott Harrington, David D. Smith
-
Patent number: 10693071Abstract: An opto-electronic device includes a first electrode, a first buffer layer formed on the first electrode, and a perovskite semiconductor active layer formed on the first buffer layer. The opto-electronic device further includes a second buffer layer formed on the perovskite semiconductor active layer, and a second electrode formed on the second buffer layer. The first buffer layer, the second buffer layer, and the perovskite semiconductor active layer each consists essentially of inorganic materials.Type: GrantFiled: March 7, 2016Date of Patent: June 23, 2020Assignee: The Regents of the University of CaliforniaInventors: Yang Yang, Jingbi You, Lei Meng
-
Patent number: 10693029Abstract: A method of forming a multijunction solar cell comprising at least a first subcell and a second subcell, the method including forming a first alpha layer over said first solar subcell using a surfactant and dopant including selenium or tellurium, the first alpha layer configured to prevent threading dislocations from propagating; forming a metamorphic grading interlayer over and directly adjacent to said first alpha layer; forming a second alpha layer using a surfactant and dopant including selenium or tellurium over and directly adjacent to said grading interlayer to prevent threading dislocations from propagating; and forming the second solar subcell over said grading interlayer such that the second solar subcell is lattice mismatched with respect to the first solar subcell.Type: GrantFiled: March 8, 2017Date of Patent: June 23, 2020Assignee: SolAero Technologies Corp.Inventors: Benjamin Cho, Yong Lin, Pravin Patel, Mark Stan, Arthur Cornfeld, Daniel McGlynn, Fred Newman
-
Patent number: 10693027Abstract: A photovoltaic module comprises a back substrate having a plurality of conductive interconnects on top thereof. A conductive interconnect includes a first contact region and a second contact region. The photovoltaic module further comprises a plurality of photovoltaic cells comprising front electrodes disposed on a front surface of a photovoltaic layer on top of back electrodes on top of a support substrate. A plurality of back vias extending through the support substrate of a first cell form an electrical contact between the back electrodes and the second contact region, and a plurality of front vias extending through the support substrate, the back electrodes and the photovoltaic layer of a second cell form an electrical contact between the front electrodes and the first contact region, and is insulated from an electrical contact with the back electrodes and a P side of the photovoltaic layer.Type: GrantFiled: January 13, 2016Date of Patent: June 23, 2020Assignee: ALTA DEVICES, INC.Inventors: Liguang Lan, Linlin Yang, Jian Ding
-
Patent number: 10686087Abstract: Disclosed is a solar cell including a control passivation film on one surface of a semiconductor substrate, and being formed of a dielectric material; and a semiconductor layer on the control passivation film, wherein the semiconductor layer including a first conductive region having a first conductive type and a second conductive region having a second conductive type opposite to the first conductive type. The semiconductor substrate includes a diffusion region including at least one of a first diffusion region and a second diffusion region adjacent to the control passivation film, wherein the first diffusion region being locally formed to correspond to the first conductive region and having a doping concentration lower than a doping concentration of the first conductive region, wherein the second diffusion region being locally formed to correspond to the second conductive region and having a doping concentration lower than a doping concentration of the second conductive region.Type: GrantFiled: May 19, 2017Date of Patent: June 16, 2020Assignee: LG ELECTRONICS INC.Inventors: Chungyi Kim, Youngsung Yang, Jaewoo Choi, Mihee Heo
-
Patent number: 10686089Abstract: A concentrator photovoltaic cell includes a light condenser element configured to condense light, a first photoelectric conversion cell configured to perform a photoelectric conversion, a second photoelectric conversion cell configured to perform a photoelectric conversion, a first output circuit configured to output a first output current which is output by the first photoelectric conversion cell, and a second output circuit configured to output a second output current which is output by the second photoelectric conversion cell.Type: GrantFiled: November 19, 2015Date of Patent: June 16, 2020Assignee: RICOH COMPANY, LTD.Inventor: Shunichi Sato
-
Patent number: 10680132Abstract: The present disclosure relates to methods and growth structures for making thin-film electronic and optoelectronic devices, such as flexible photovoltaic devices, using epitaxial lift-off (ELO). In particular, disclosed herein are wafer protection schemes that preserve the integrity of the wafer surface during ELO and increase the number of times that the wafer may be used for regrowth. The wafer protection schemes use growth structures that include at least one superlattice layer.Type: GrantFiled: January 15, 2015Date of Patent: June 9, 2020Assignee: The Regents of the University of MichiganInventors: Stephen R. Forrest, Kyusang Lee, Dejiu Fan
-
Patent number: 10670187Abstract: Screen-printable metallization pastes for forming thin oxide tunnel junctions on the back-side surface of solar cells are disclosed. Interdigitated metal contacts can be deposited on the oxide tunnel junctions to provide all-back metal contact to a solar cell.Type: GrantFiled: June 8, 2018Date of Patent: June 2, 2020Assignee: Zhejiang Kaiying New Materials Co., Ltd.Inventor: Mohamed M. Hilali
-
Patent number: 10672931Abstract: A solar cell is equipped with: a wafer; an n-type laminated body that is provided on the first main surface side of the wafer; and a p-type laminated body, which is provided on the first main surface side of the wafer such that the p-type laminated body is adjacent to the n-type laminated body in the X direction, and which extends in the Y direction. The wafer has: a lightly doped region that is doped to be n type; and a plurality of first main surface-side highly doped regions, which have an n-type dopant concentration that is higher than that of the lightly doped region, and which are provided between the lightly doped region and the p-type laminated body. The first main surface-side highly doped regions are discretely provided at intervals in the Y direction.Type: GrantFiled: September 27, 2018Date of Patent: June 2, 2020Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Keiichiro Masuko, Wataru Shinohara
-
Patent number: 10672922Abstract: Disclosed herein are solar cells comprising semiconductor substrates and Cu electrodes attached thereto, wherein, the Cu electrodes are derived from conductive pastes containing powder mixtures of Cu particles and crystalline Ge particles and glass frits dispersed in organic media.Type: GrantFiled: August 28, 2014Date of Patent: June 2, 2020Assignee: DUPONT ELECTRONICS, INC.Inventors: Minfang Mu, Dan Feng