Non-single Crystal, Or Recrystallized, Active Junction Adapted To Be Electrically Shorted (e.g., "anti-fuse" Element) Patents (Class 257/50)
-
Patent number: 11923373Abstract: A semiconductor structure includes a semiconductor on insulator (SOI) substrate, a first electrically conductive structure, and a second electrically conductive structure. The SOI substrate includes a base substrate, a buried insulation layer disposed on the base substrate, a semiconductor layer disposed on the buried insulation layer, and a trap rich layer disposed between the buried insulation layer and the base substrate. At least a part of the first electrically conductive structure and at least a part of the second electrically conductive structure are disposed in the trap rich layer. A part of the trap rich layer is disposed between the first electrically conductive structure and the second electrically conductive structure. The first electrically conductive structure, the second electrically conductive structure, and the trap rich layer disposed between the first electrically conductive structure and the second electrically conductive structure are at least a portion of an anti-fuse structure.Type: GrantFiled: October 14, 2021Date of Patent: March 5, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Bo Tao, Li Wang, Ching-Yang Wen, Purakh Raj Verma, Zhibiao Zhou, Dong Yin, Gang Ren, Jian Xie
-
Patent number: 11778814Abstract: A semiconductor device includes a substrate having an input/output (I/O) region, an one time programmable (OTP) capacitor region, and a core region, a first metal gate disposed on the I/O region, a second metal gate disposed on the core region, and a third metal gate disposed on the OTP capacitor region. Preferably, the first metal gate includes a first high-k dielectric layer, the second metal gate includes a second high-k dielectric layer, and the first high-k dielectric layer and the second high-k dielectric layer include an I-shape.Type: GrantFiled: May 25, 2021Date of Patent: October 3, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Kuo-Hsing Lee, Chun-Hsien Lin, Sheng-Yuan Hsueh
-
Patent number: 11682466Abstract: A read-write circuit of a one-time programmable memory, including: an antifuse array including: n*n antifuse units, between a first node and a second node, the control terminals of switching elements in the antifuse units coupled to AND signals of different word line signals and bit line signals; the first switching device and the first capacitor connected in parallel between the second node and the second voltage source; the reference array including reference resistance and reference switching elements connected in series between the first and third nodes, the reference switching element's control end coupled to OR signals of the n*n AND signals; the second switching device and the second capacitor connected in parallel between the third node and second voltage source; a comparison circuit's first input terminal coupled to the second node and second input terminal coupled to the third node. The circuit has simpler connections, smaller area, and higher reliability.Type: GrantFiled: May 29, 2020Date of Patent: June 20, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Xin Li, Zhan Ying
-
Patent number: 11527541Abstract: A memory device includes an anti-fuse cell array having a plurality of anti-fuse cells, each of the plurality of anti-fuse cells having a first transistor and a second transistor connected to the first transistor. A first terminal of the first transistor is connected to a bit line and the bit line is a buried rail formed in a substrate of the first transistor and the second transistor.Type: GrantFiled: December 31, 2019Date of Patent: December 13, 2022Assignee: TAIWAN SEMICONDUCTOH MANUFACTUHING COMPANY LIMITEDInventors: Meng-Sheng Chang, Chia-En Huang
-
Patent number: 11257756Abstract: An antifuse structure includes an active area, a gate electrode and a dielectric layer. The gate electrode is over the active area, in which the gate electrode is ring-shaped, and a portion of the gate electrode is overlapped with a portion of the active area in a vertical projection direction, and the portion of the active area has a dopant concentration higher than a dopant concentration of another portion of the active area. The dielectric layer is sandwiched between the portion of the active area and the portion of the gate electrode.Type: GrantFiled: August 18, 2020Date of Patent: February 22, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chin-Ling Huang, Yu-Fang Chen, Chun-Hsien Lin, Chia-Ping Liao
-
Patent number: 11247461Abstract: A recording element substrate for a liquid ejection head is provided with a storage section including an antifuse element and a first resistor connected in parallel with the antifuse element, and a second resistor that is connected in parallel with the storage section and serves as a reference in rating information of the antifuse element, and a second switch connected to the second resistor.Type: GrantFiled: December 20, 2019Date of Patent: February 15, 2022Assignee: Canon Kabushiki KaishaInventors: Toshio Negishi, Suguru Taniguchi, Kazunari Fujii
-
Patent number: 11250930Abstract: A device includes a first switch, a first irreversibly programmable memory point, and a second irreversibly programmable memory point coupled in parallel with the first irreversibly programmable memory point. The first switch and the parallel combination of the first and second irreversibly programmable memory points are coupled in series between a first node and a second node.Type: GrantFiled: December 10, 2019Date of Patent: February 15, 2022Assignees: STMICROELECTRONICS SA, STMICROELECTRONICS (ROUSSET) SASInventors: Stephane Denorme, Philippe Candelier, Joel Damiens, Fabrice Marinet
-
Patent number: 11189356Abstract: Various one-time-programmable (OTP) memory cells are disclosed. An OTP memory cell includes an additional dopant region that extends at least partially under the gate of a transistor, such as an anti-fuse transistor. The additional dopant region provides an additional current path for a read current. Alternatively, an OTP memory cell includes three transistors; an anti-fuse transistor and two select transistors. The two select transistors can be configured as a cascaded select transistor or as two separate select transistors.Type: GrantFiled: February 27, 2020Date of Patent: November 30, 2021Inventors: Yih Wang, Hiroki Noguchi
-
Patent number: 11183258Abstract: Programming a fuse for a one-time programmable (OTP) memory can require applying a programming current for a programming period to increase a resistance of the fuse. It may be desirable for the resistance to be very high. A very high resistance may be achieved by applying a high programming current to form a void in the fuse. Applying the high programming current too long after the void is formed, however, may lead to uncontrolled variations and ultimately damage. Accordingly, it may be desirable to end the programming period sometime after the void is formed but before the uncontrolled variations begin. Ideally the programming period is ended at a time at which the programming current is minimum. The disclosed circuits and method provide a means to estimate this time without requiring the complexity of sensing very low levels of programming current.Type: GrantFiled: December 7, 2020Date of Patent: November 23, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Pavel Londak, Petr Hlavica, Pavel Latal
-
Patent number: 11139792Abstract: In tuning a radio frequency (RF) module including a non-volatile tunable RF filter, a desired frequency and an undesired frequency being provided by an amplifier of the RF module are detected. The non-volatile tunable RF filter is coupled to an output of the amplifier of the RF module. A factory setting of an adjustable capacitor in the non-volatile tunable RF filter is changed by factory-setting a state of a non-volatile RF switch, such that the non-volatile tunable RF filter substantially rejects the undesired frequency and substantially passes the desired frequency. The adjustable capacitor includes the non-volatile RF switch, and the factory setting of the adjustable capacitor corresponds to a factory-set state of the non-volatile RF switch. An end-user is prevented access to the non-volatile RF switch, so as prevent the end-user from modifying the factory-set state of the non-volatile RF switch.Type: GrantFiled: January 29, 2020Date of Patent: October 5, 2021Assignee: Newport Fab, LLCInventors: Chris Masse, David J. Howard, Nabil El-Hinnawy, Gregory P. Slovin
-
Patent number: 10923484Abstract: An integrated circuit includes a memory cell incorporating an antifuse device. The antifuse device includes a state transistor having a control gate and a second gate that is configured to be floating. A dielectric layer between the control gate and the second gate is selectively blown in order to confer a broken-down state on the antifuse device where the second gate is electrically coupled to the control gate for storing a first logic state. Otherwise, the antifuse device is in a non-broken-down state for storing a second logic state.Type: GrantFiled: August 20, 2019Date of Patent: February 16, 2021Assignee: STMicroelectronics (Rousset) SASInventors: Pascal Fornara, Fabrice Marinet
-
Patent number: 10804224Abstract: A method for fabricating a semiconductor structure includes providing a wafer and a carrier wafer. The wafer includes a first bonding surface and a plurality of radio-frequency (RF) devices and the carrier wafer includes a second bonding surface. The method further includes performing a surface treatment process on the second bonding surface to convert a surface portion of the carrier wafer into a barrier layer to suppress movement of induced electrical charges in the carrier wafer, and then bonding the wafer with the carrier wafer through the first bonding surface and the second bonding surface, respectively.Type: GrantFiled: March 29, 2017Date of Patent: October 13, 2020Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Hai Ting Li
-
Patent number: 10770438Abstract: In a method for wafer-to-wafer bonding, an integrated circuit (IC) wafer and a phase-change material (PCM) switch wafer are provided. The IC includes at least one active device, and has an IC substrate side and a metallization side. The PCM switch wafer has a heat spreading side and a radio frequency (RF) terminal side. A heat spreader is formed in the PCM switch wafer. In one approach, the heat spreading side of the PCM switch wafer is bonded to the metallization side of the IC wafer, then a heating element is formed between the heat spreader and a PCM in the PCM switch wafer. In another approach, a heating element is formed between the heat spreader and a PCM in the PCM switch wafer, then the RF terminal side of the PCM switch wafer is bonded to the metallization side of the IC wafer.Type: GrantFiled: November 1, 2019Date of Patent: September 8, 2020Assignee: Newport Fab, LLCInventors: Gregory P. Slovin, David J. Howard
-
Patent number: 10714422Abstract: The present disclosure relates to semiconductor structures and, more particularly, to an anti-fuse with self-aligned via patterning and methods of manufacture. The anti-fuse includes: a lower wiring layer composed of a plurality of lower wiring structures; at least one via structure in direct contact and misaligned with a first wiring structure of the plurality of lower wiring structures and offset from a second wiring structure of the plurality of lower wiring structures; and an upper wiring layer composed of at least one upper wiring structure in direct contact with the at least one via structure.Type: GrantFiled: October 16, 2018Date of Patent: July 14, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Xiaoqiang Zhang, Guoxiang Ning, Jiehui Shu
-
Patent number: 10685968Abstract: A semiconductor device is disclosed. The semiconductor device including writing and reading gate electrodes respectively on first and second active regions on a substrate, a first gate insulation pattern between the first active region and the writing gate electrode, a second gate insulation pattern between the second active region and the reading gate electrode, first and second source/drain junction regions in the first and second active regions at sides of the writing and reading gate electrodes, and a connection structure that connects the first and second source/drain junction regions. The first active region has the same conductivity type as the source/drain junction regions. The second active region has a different conductivity type from the source/drain junction regions.Type: GrantFiled: January 5, 2017Date of Patent: June 16, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jihoon Yoon, Hyun-Min Choi
-
Patent number: 10644010Abstract: Semiconductor devices and fabrication methods thereof are provided. An exemplary semiconductor device includes at least one FinFET device. The FinFET device includes a substrate, a plurality of fins protruding from the substrate, at least one gate structure on the substrate and across the plurality of fins by covering portions of side and top surfaces of the plurality of fins, and source/drain regions formed in the plurality of fins at two sides of the gate structure. The semiconductor device also includes a Fuse device formed above the FinFET device. The Fuse device includes a positive terminal and a negative terminal. The negative terminal is electrically connected to at least one source region of the FinFET device and the positive terminal is electrically connected to an external pad. Further, the semiconductor device also includes a dielectric layer formed between the FinFET device and the Fuse device.Type: GrantFiled: August 22, 2017Date of Patent: May 5, 2020Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Zheng Hao Gan
-
Patent number: 10580753Abstract: According to an embodiment of a method of manufacturing a plurality of semiconductor devices on a wafer, the method includes forming a structure layer comprising a plurality of same semiconductor device structures and providing a protective layer on the structure layer. The protective layer on a first one of the plurality of semiconductor device structures differs from the protective layer on a second one of the plurality of semiconductor device structures.Type: GrantFiled: July 21, 2017Date of Patent: March 3, 2020Assignee: Infineon Technologies AGInventors: Martin Mischitz, Harald Huber, Michael Knabl, Claudia Sgiarovello, Caterina Travan, Andrew Wood
-
Patent number: 10497676Abstract: In The semiconductor device, a semiconductor substrate has first and second surfaces. A circuitry layer is formed over the first surface and a first insulating layer is further formed over the circuitry layer. A second insulating layer including a first insulating element is formed over the second surface. A third insulating layer including a second insulating element different from the first insulating element of the second insulating layer is formed over the second surface with an intervention of the second insulating layer therebetween. A penetration electrode penetrates through the semiconductor substrate, the circuitry layer, the first insulating layer, the second insulating layer and the third insulating layer.Type: GrantFiled: October 24, 2016Date of Patent: December 3, 2019Assignee: Longitude Licensing LimitedInventors: Ryohei Kitada, Masahiro Yamaguchi
-
Patent number: 10476680Abstract: An electronic device having anti-cloning function includes a first critical integrated circuit, which further includes a first security function block configured to authenticate an identity of a second critical integrated circuit in communication with the first critical integrated circuit, wherein the first security function block authenticates the identity of the second critical integrated circuit according to a chip identity of the second critical integrated circuit created using a non-volatile memory (NVM) physically unclonable function (PUF).Type: GrantFiled: February 2, 2017Date of Patent: November 12, 2019Assignee: eMemory Technology Inc.Inventors: Wei-Zhe Wong, Ching-Sung Yang
-
Patent number: 10476001Abstract: In manufacturing a radio frequency (RF) switch, a heat spreader is provided. A first dielectric is deposited over the heat spreader. A trench is etched in the first dielectric. A heating element is deposited in the trench and over at least a portion of the first dielectric. A thermally conductive and electrically insulating material is deposited over at least the heating element, where the thermally conductive and electrically insulating material is self-aligned with the heating element. A conformability support layer is optionally deposited over the thermally conductive and electrically insulating material and the first dielectric. A phase-change material is deposited over the optional conformability support layer and the underlying thermally conductive and electrically insulating material and the first dielectric.Type: GrantFiled: August 14, 2018Date of Patent: November 12, 2019Assignee: Newport Fab, LLCInventors: Jefferson E. Rose, Gregory P. Slovin, David J. Howard, Michael J. DeBar, Nabil El-Hinnawy
-
Patent number: 10163916Abstract: A compact CMOS anti-fuse memory cell. In one aspect, an apparatus includes an N-well and an anti-fuse cell formed on the N-well. The anti-fuse cell includes a lightly doped drain (LDD) region deposited in the N-well, an oxide layer deposited on the N-well and having an overlapping region that overlaps the LDD region, and a control gate deposited on the oxide layer, wherein a bit of the anti-fuse cell is programmed when a voltage difference between the control gate and the LDD region exceeds a voltage threshold of the oxide layer and forms a leakage path from the control gate to the LDD region, and wherein the leakage path is confined to occur in the overlapping region.Type: GrantFiled: December 16, 2016Date of Patent: December 25, 2018Assignee: NEO Semiconductor, Inc.Inventor: Fu-Chang Hsu
-
Patent number: 10163678Abstract: Forming a semiconductor structure by forming a plurality of trenches in a semiconductor material, forming a plurality of non-conductive structures in the plurality of trenches, and forming a doped region of the first conductivity type. The plurality of trenches are spaced apart from each other, have substantially equal depths, and include a first trench and a second trench. The plurality of non-conductive structures include a first non-conductive structure in the first trench and a second non-conductive structure in the second trench. The doped region is formed between the first non-conductive structure and the second non-conductive structure. No region of a second conductivity type lies horizontally in between the first non-conductive structure and the second non-conductive structure.Type: GrantFiled: April 9, 2015Date of Patent: December 25, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Binghua Hu, Sameer Pendharkar, Guru Mathur, Takehito Tamura
-
Patent number: 10115729Abstract: An anti-fuse nonvolatile memory device includes an anti-fuse memory cell and a bipolar junction transistor. The anti-fuse, memory cell has a first terminal and a second terminal. The second terminal is coupled to a word line. The bipolar junction transistor has a collector terminal coupled to the first terminal of the anti-fuse, memory cell, a base terminal, and an emitter terminal coupled to a bit line.Type: GrantFiled: August 25, 2016Date of Patent: October 30, 2018Assignee: SK Hynix Inc.Inventor: Kwang II Choi
-
Patent number: 10032914Abstract: A semiconductor device includes a substrate, an insulating structure, and a gate stack. The substrate has at least one semiconductor fin. The insulating structure is disposed above the substrate and separated from the semiconductor fin to form a gap therebetween. The insulating structure has a sidewall facing the semiconductor fin. The gate stack covers at least a portion of the semiconductor fin and is at least disposed in the gap between the insulating structure and the semiconductor fin. The gate stack includes a high-? dielectric layer and a gate electrode. The high-? dielectric layer covers the semiconductor fin while leaves the sidewall of the insulating structure uncovered. The gate electrode is disposed above the high-? dielectric layer and at least in the gap between the insulating structure and the semiconductor fin.Type: GrantFiled: October 20, 2015Date of Patent: July 24, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Che-Cheng Chang, Chih-Han Lin
-
Patent number: 10032784Abstract: An OTP memory device includes a first and a second doped region of the same polarity in a semiconductor substrate. The second doped region has a higher doping concentration than the first doped region. A source region and a drain region of an opposite polarity are also in the semiconductor substrate. The source is positioned over the lower doped region, and the drain is positioned over the higher doped region. A plurality of anti-fuse devices, separated from each other by a portion of the lower doped region, are each positioned at least partially above a respective portion of the source region (and, in turn, above the lower doped region). A first metal line is coupled to a first subset of the anti-fuse devices, and a second metal line is coupled to a different, second subset of the anti-fuse devices arranged between the anti-fuses in the first subset.Type: GrantFiled: July 27, 2017Date of Patent: July 24, 2018Assignee: Synopsys, Inc.Inventors: Andrew E. Horch, Martin L. Niset, Ting-Jia Hu
-
Patent number: 9852982Abstract: Device structures for an anti-fuse and methods for manufacturing device structures for an anti-fuse. The anti-fuse includes a first terminal comprised of a fin. The fin includes a section with an edge and inclined surfaces that intersect at the edge. The anti-fuse further includes a second terminal covering the edge and the inclined surfaces of the fin, and an isolation dielectric layer on the inclined surfaces and the edge of the fin. The second terminal is separated from the edge and inclined surfaces of the fin by the isolation dielectric layer. The edge and inclined surfaces on the firm may be formed by oxidizing an upper section of the fin in a trench to form an oxide layer, and then removing the oxide layer to expose the edge and inclined surfaces.Type: GrantFiled: June 22, 2016Date of Patent: December 26, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Chengwen Pei, Kangguo Cheng, Juntao Li, Geng Wang
-
Patent number: 9793001Abstract: A CMOS anti-fuse cell is disclosed. In one aspect, an apparatus includes an N? well and an anti-fuse cell formed on the N? well. The anti-fuse cell includes a drain P+ diffusion deposited in the N? well, a source P+ diffusion deposited in the N? well, and an oxide layer deposited on the N? well and having an overlapping region that overlaps the drain P+ diffusion. A control gate is deposited on the oxide layer. A data bit of the anti-fuse cell is programmed when a voltage difference between the control gate and the drain P+ diffusion exceeds a voltage threshold of the oxide layer and forms a leakage path from the control gate to the drain P+ diffusion. The leakage path is confined to occur in the overlapping region.Type: GrantFiled: April 11, 2016Date of Patent: October 17, 2017Assignee: NEO Semiconductor, Inc.Inventor: Fu-Chang Hsu
-
Patent number: 9552890Abstract: The embodiments described herein provide antifuse devices and methods that can be utilized in a wide variety of semiconductor devices. In one embodiment a semiconductor device is provided that includes an antifuse, a first diode coupled with the antifuse in a parallel combination, and a second diode coupled in series with the parallel combination. In such an embodiment the first diode effectively provides a bypass current path that can reduce the voltage across the antifuse when other antifuses are being programmed. As such, these embodiments can provide improved ability to tolerate programming voltages without damage or impairment of reliability.Type: GrantFiled: February 25, 2014Date of Patent: January 24, 2017Assignee: NXP USA, Inc.Inventors: John M. Pigott, Randall C. Gray
-
Patent number: 9410921Abstract: A method for testing a CMOS transistor with an electrical testing unit, the CMOS transistor being formed in a semiconductor substrate of a semiconductor wafer. A plurality of CMOS transistors are formed on the semiconductor wafer and the electrical testing unit has a support plate and a metal layer formed on the support plate. The CMOS transistor having a first terminal contact, a second terminal contact and a third terminal contact, the second terminal contact configured as an electrically open control contact and in a process step the metal layer is positioned above the semiconductor wafer over the control contact and a potential difference between the first terminal contact and a third terminal contact is generated. The control contact is capacitively coupled by applying a drive potential to the metal layer, and the function of the CMOS transistor is tested by measuring an electrical variable dependent on the capacitive coupling.Type: GrantFiled: March 20, 2015Date of Patent: August 9, 2016Assignee: Micronas GmbHInventor: Oliver Kawaletz
-
Patent number: 9406606Abstract: A device includes a first power supply line supplying a first voltage, first, second, and third nodes, a selection circuit connected between the first power supply line and the first node, a first anti-fuse connected between the first node and the second node, and a second anti-fuse connected between the first node and the third node. The second node and the third node are not connected to each other.Type: GrantFiled: July 21, 2014Date of Patent: August 2, 2016Assignee: Micron Technology, Inc.Inventor: Hiroki Fujisawa
-
Patent number: 9385262Abstract: A method of manufacturing a semiconductor device provided with an interlayer insulating film formed on a semiconductor substrate, and a plurality of wiring layers formed on the interlayer insulating film. The method includes forming of a first wiring layer closest to the semiconductor substrate among the plurality of wiring layers, and forming of an alloy of a titanium layer and a metal layer by heating treatment. The forming of the first wiring layer includes: forming of a titanium layer on an interlayer insulating film; forming of a metal layer containing a metal capable of forming an alloy with titanium in the titanium layer; forming of an orientation layer on the metal layer; and forming of an aluminum layer on the orientation layer.Type: GrantFiled: August 25, 2014Date of Patent: July 5, 2016Assignee: Canon Kabushiki KaishaInventor: Yukinobu Suzuki
-
Patent number: 9343674Abstract: Memory devices utilizing memory cells including a resistive element and a diode coupled in series between two conductors. The diodes include a ruthenium material and a silicon material. The diodes further include an interface of ruthenium or ruthenium silicide between the silicon material and the ruthenium material.Type: GrantFiled: August 11, 2014Date of Patent: May 17, 2016Assignee: Micron Technology, Inc.Inventors: Nirmal Ramaswamy, Kirk D. Prall
-
Patent number: 9287165Abstract: A power semiconductor device includes a semiconductor body, having an active zone and a high voltage peripheral zone laterally adjacent to each other, the high voltage peripheral zone laterally surrounding the active zone. The device further includes a metallization layer on a front surface of the semiconductor body and connected to the active zone, a first barrier layer, comprising a high-melting metal or a high-melting alloy, between the active zone and the metallization layer, and a second barrier layer covering at least a part of the peripheral zone, the second barrier layer comprising an amorphous semi-isolating material. The first barrier layer and the second barrier layer partially overlap and form an overlap zone. The overlap zone extends over an entire circumference of the active zone. A method for producing such a power semiconductor device is also provided.Type: GrantFiled: June 26, 2013Date of Patent: March 15, 2016Assignee: Infineon Technologies AGInventors: Gerhard Schmidt, Matthias Müller, Francisco Javier Santos Rodriguez, Daniel Schlögl
-
Patent number: 9257345Abstract: An anti-fuse array of a semiconductor device and a method for forming the same are disclosed. The anti-fuse array for a semiconductor device includes a first-type semiconductor substrate formed to define an active region by a device isolation region, a second-type impurity implantation region formed in the active region, a first-type channel region isolated from the semiconductor substrate by the second-type impurity implantation region, a gate electrode formed over the channel region, and a first metal contact formed over the second-type impurity implantation region.Type: GrantFiled: March 4, 2015Date of Patent: February 9, 2016Assignee: SK HYNIX INC.Inventor: Min Chul Sung
-
Patent number: 9142444Abstract: A semiconductor component comprises a semiconductor body with at least one protective trench in the semiconductor body. An insulation layer is situated at least at the bottom of the protective trench. An electrically conductive layer having a thickness D is formed on the insulation layer in the protective trench, wherein the electrically conductive layer only partly fills the protective trench.Type: GrantFiled: May 15, 2013Date of Patent: September 22, 2015Assignee: INFINEON TECHNOLOGIES AGInventors: Markus Zundel, Erwin Bacher, Andreas Behrendt, Joerg Ortner, Walter Rieger, Rudolf Zelsacher
-
Patent number: 9136471Abstract: A resistive random access memory array may be formed on the same substrate with a fuse array. The random access memory and the fuse array may use the same active material. For example, both the fuse array and the memory array may use a chalcogenide material as the active switching material. The main array may use a pattern of perpendicular sets of trench isolations and the fuse array may only use one set of parallel trench isolations. As a result, the fuse array may have a conductive line extending continuously between adjacent trench isolations. In some embodiments, this continuous line may reduce the resistance of the conductive path through the fuses.Type: GrantFiled: October 29, 2013Date of Patent: September 15, 2015Assignee: Micron Technology, Inc.Inventors: Andrea Redaelli, Agostino Pirovano, Umberto M. Meotto, Giorgio Servalli
-
Patent number: 9041202Abstract: An object is to provide a semiconductor device with high aperture ratio or a manufacturing method thereof. Another object is to provide semiconductor device with low power consumption or a manufacturing method thereof. A light-transmitting conductive layer which functions as a gate electrode, a gate insulating film formed over the light-transmitting conductive layer, a semiconductor layer formed over the light-transmitting conductive layer which functions as the gate electrode with the gate insulating film interposed therebetween, and a light-transmitting conductive layer which is electrically connected to the semiconductor layer and functions as source and drain electrodes are included.Type: GrantFiled: May 4, 2009Date of Patent: May 26, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 9013011Abstract: A staggered die MEMS package includes a substrate having a converter cavity formed therein. A converter electronic component is mounted within the converter cavity. Further, a MEMS electronic component is mounted to both the substrate and the converter electronic component in a staggered die arrangement. By staggering the MEMS electronic component directly on the converter electronic component instead of locating the MEMS electronic component in a side by side arrangement with the converter electronic component, the total package width of the staggered die MEMS package is minimized. Further, by locating the converter electronic component within the converter cavity and staggering the MEMS electronic component directly on the converter electronic component, the total package height, sometimes called Z-height, of the staggered die MEMS package is minimized.Type: GrantFiled: March 11, 2011Date of Patent: April 21, 2015Assignee: Amkor Technology, Inc.Inventors: Bob Shih-Wei Kuo, Brett Arnold Dunlap, Louis B. Troche, Jr., Ahmer Syed, Russell Shumway
-
Patent number: 9007838Abstract: A semiconductor integrated circuit includes a transistor with a source region, a drain region, and a control gate electrode. The integrated circuit additionally includes a controller that selectively applies voltages to the control gate of the transistor. The controller may apply a first voltage that forms a permanent conductive path between the source and drain of the transistor.Type: GrantFiled: February 25, 2013Date of Patent: April 14, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Koichiro Zaitsu, Kosuke Tatsumura
-
Patent number: 9006844Abstract: A method to prevent movable structures within a MEMS device, and more specifically, in recesses having one or more dimension in the micrometer range or smaller (i.e., smaller than about 10 microns) from being inadvertently bonded to non-moving structures during a bonding process. The method includes surface preparation of silicon both structurally and chemically to aid in preventing moving structures from bonding to adjacent surfaces during bonding, including during high force, high temperature fusion bonding.Type: GrantFiled: January 26, 2011Date of Patent: April 14, 2015Assignee: DunAn Microstaq, Inc.Inventor: Parthiban Arunasalam
-
Patent number: 9006741Abstract: A memory device is provided, which includes a first conductive layer, a second conductive layer, and a memory layer interposed between the first conductive layer and the second conductive layer. The memory layer includes a first portion and a second portion, each of which includes at least a nanoparticle. The nanoparticle includes a conductive material coated with an organic film. The first portion is in contact with the first conductive layer and the second conductive layer, and a side surface of the first portion is surrounded by the second portion.Type: GrantFiled: January 23, 2008Date of Patent: April 14, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kensuke Yoshizumi, Noriko Harima
-
Patent number: 8981524Abstract: An object is to provide an antifuse with little power consumption at the time of writing. The antifuse is used for a memory element in a read-only memory device. The antifuse includes a first conductive layer, a multilayer film of two or more layers in which an amorphous silicon film and an insulating film are alternately stacked over the first conductive layer, and a second conductive layer over the multilayer film. Voltage is applied between the first and second conductive layers and resistance of the multilayer film is decreased, whereby data is written to the memory element. When an insulating film having higher resistance than amorphous silicon is formed between the first and second conductive layers, current flowing through the antifuse at the time of writing is reduced.Type: GrantFiled: March 12, 2008Date of Patent: March 17, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryota Tajima, Hajime Tokunaga
-
Patent number: 8975701Abstract: An antifuse of a semiconductor device and a method of fabricating the same capable of causing an antifuse to stably operate by rupturing the antifuse at a specific point and stabilizing a current level when rupturing the antifuse are provided. The antifuse may include: a device isolation layer defining a first active region in a semiconductor substrate; a first and second junction regions provided in the first active region; a second active region formed over the first junction region; a gate insulating layer formed over the first active region and the second active region; and a gate electrode formed over the gate insulating layer.Type: GrantFiled: December 13, 2012Date of Patent: March 10, 2015Assignee: SK Hynix Inc.Inventor: Yeong Eui Hong
-
Patent number: 8969141Abstract: According to one exemplary embodiment, a programmable poly fuse includes a P type resistive poly segment forming a P-N junction with an adjacent N type resistive poly segment. The programmable poly fuse further includes a P side silicided poly line contiguous with the P type resistive poly segment and coupled to a P side terminal of the poly fuse. The programmable poly fuse further includes an N side silicided poly line contiguous with the N type resistive poly segment and coupled to an N side terminal of the poly fuse. During a normal operating mode, a voltage less than or equal to approximately 2.5 volts is applied to the N side terminal of the programmable poly fuse. A voltage higher than approximately 3.5 volts is required at the N side terminal of the poly fuse to break down the P-N junction.Type: GrantFiled: March 15, 2013Date of Patent: March 3, 2015Assignee: Broadcom CorporationInventor: Laurentiu Vasiliu
-
Patent number: 8941110Abstract: Semiconductor structures are provided containing an electronic fuse (E-fuse) that includes a fuse element and at least one underlying tungsten contact that is used for programming the fuse element. In some embodiments, a pair of neighboring tungsten contacts is used for programming the fuse element. In another embodiment, an overlying conductive region can be used in conjunction with one of the underlying tungsten contacts to program the fuse element. In the disclosed structures, the fuse element is in direct contact with upper surfaces of a pair of underlying tungsten contacts. In one embodiment, the semiconductor structures may include an interconnect level located atop the fuse element. The interconnect level has a plurality of conductive regions embedded therein. In other embodiments, the fuse element is located within an interconnect level that is located atop the tungsten contacts.Type: GrantFiled: November 17, 2011Date of Patent: January 27, 2015Assignee: International Business Machines CorporationInventors: Rajiv V. Joshi, Chih-Chao Yang
-
Patent number: 8937357Abstract: According to one embodiment, a one-time programmable (OTP) semiconductor device includes a programming dielectric under a patterned electrode and over an implant region, where the programming dielectric forms a programming region of the OTP semiconductor device. The OTP semiconductor device further includes an isolation region laterally separating the programming dielectric from a coupled semiconductor structure, where the isolation region can be used in conjunction with the patterned electrode and the implant region to protect the coupled semiconductor structure. In one embodiment, the programming dielectric comprises a gate dielectric. In another embodiment, the electrode and implant regions are doped to be electrochemically similar.Type: GrantFiled: March 1, 2010Date of Patent: January 20, 2015Assignee: Broadcom CorporationInventors: Frank Hui, Xiangdong Chen
-
Patent number: 8927312Abstract: A MEMS transistor for a FBEOL level of a CMOS integrated circuit is disclosed. The MEMS transistor includes a cavity within the integrated circuit. A MEMS cantilever switch having two ends is disposed within the cavity and anchored at least at one of the two ends. A gate and a drain are in a sidewall of the cavity, and are separated from the MEMS cantilever switch by a gap. In response to a voltage applied to the gate, the MEMS cantilever switch moves across the gap in a direction parallel to the plane of the FBEOL level of the CMOS integrated circuit into electrical contact with the drain to permit a current to flow between the source and the drain. Methods for fabricating the MEMS transistor are also disclosed. In accordance with the methods, a MEMS cantilever switch, a gate, and a drain are constructed on a far back end of line (FBEOL) level of a CMOS integrated circuit in a plane parallel to the FBEOL level.Type: GrantFiled: October 16, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Leland Chang, Guy Cohen, Michael A. Guillorn, Effendi Leobandung, Fei Liu, Ghavam G. Shahidi
-
Patent number: 8884398Abstract: A method of programming an anti-fuse includes steps as follows. First, an insulating layer is provided. An anti-fuse region is defined on the insulating layer. An anti-fuse is embedded within the anti-fuse region of the insulating layer. The anti-fuse includes at least a first conductor and a second conductor. Then, part of the insulating layer is removed by a laser to form an anti-fuse opening in the insulating layer. Part of the first conductor and part of the second conductor are exposed through the anti-fuse opening. After that, a under bump metallurgy layer is formed in the anti-fuse opening to connect the first conductor and the second conductor electrically.Type: GrantFiled: April 1, 2013Date of Patent: November 11, 2014Assignee: United Microelectronics Corp.Inventors: Chu-Fu Lin, Chien-Li Kuo, Ching-Li Yang
-
Patent number: 8878291Abstract: A semiconductor device includes a first buried gate structure in a peripheral circuit area of a semiconductor substrate, and a second gate structure formed on the semiconductor substrate. A gate insulating layer of a program transistor is thinly formed to be easily ruptured, and a gate insulating layer of a select transistor is thickly formed to improve reliability of the select transistor.Type: GrantFiled: December 13, 2012Date of Patent: November 4, 2014Assignee: SK Hynix Inc.Inventor: Yong Sun Jung
-
Patent number: RE45517Abstract: A vertical geometry light emitting diode is disclosed that is capable of emitting light in the red, green, blue, violet and ultraviolet portions of the electromagnetic spectrum. The light emitting diode includes a conductive silicon carbide substrate, an InGaN quantum well, a conductive buffer layer between the substrate and the quantum well, a respective undoped gallium nitride layer on each surface of the quantum well, and ohmic contacts in a vertical geometry orientation.Type: GrantFiled: November 9, 2010Date of Patent: May 19, 2015Assignee: Cree, Inc.Inventors: Kathleen Marie Doverspike, John Adam Edmond, Hua-shuang Kong, Heidi Marie Dieringer, David B. Slater, Jr.