With Desiccant, Getter, Or Gas Filling Patents (Class 257/682)
-
Patent number: 8664602Abstract: An apparatus and method for a wafer level vacuum package uncooled microbolometer focal plane array (FPA) on a wafer level substrate with a thin film getter-reflector (G-R). The G-R removes gas from the vacuum package and is reflective in the frequency band of the FPA. Sensor pixels are supported about a quarter-wavelength above the G-R which is within the perimeter of the imaging array. The package is evacuated through a single aperture, and vacuum is maintained for the lifetime of the FPA. Imaging sensor size is reduced while maintaining resolution by reducing non-imaging area.Type: GrantFiled: December 19, 2011Date of Patent: March 4, 2014Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventor: Richard J. Blackwell, Jr.
-
Publication number: 20140048921Abstract: An electronic switching device array encapsulated in an encapsulating structure; wherein said array is exposed to one or more gas pockets between said array and said encapsulating structure.Type: ApplicationFiled: March 16, 2012Publication date: February 20, 2014Applicant: PLASTIC LOGIC LIMITEDInventors: Daniel Garden, Jan Jongman, Martin Lewis
-
Patent number: 8644125Abstract: A seek-scan probe (SSP) memory involves multiple-wafer bonding needing precision small gaps in between. Solder reflow bonding is typically used to join the wafers due to its reliability and ability to hermetically seal. However, solder reflow bonding may not provide a consistently controllable gap due to flowing solder during the bonding process. Thus, a bond stop technique and process is used to provide accurate cantilever to media gap control.Type: GrantFiled: September 30, 2008Date of Patent: February 4, 2014Assignee: Intel CorporationInventors: Tsung-Kuan Allen Chou, Nickolai Belov, John Heck
-
Patent number: 8587107Abstract: A hermetically sealed integrated circuit package that includes a cavity housing a semiconductor die, whereby the cavity is pressurized during assembly and when formed. The invention prevents the stress on a package created when the package is subject to high temperatures at atmospheric pressure and then cooled from reducing the performance of the die at high voltages. By packaging a die at a high pressure, such as up to 50 PSIG, in an atmosphere with an inert gas, and providing a large pressure in the completed package, the dies are significantly less likely to arc at higher voltages, allowing the realization of single die packages operable up to at least 1200 volts. Moreover, the present invention is configured to employ brazed elements compatible with Silicon Carbide dies which can be processed at higher temperatures.Type: GrantFiled: February 9, 2010Date of Patent: November 19, 2013Assignee: Microsemi CorporationInventor: Tracy Autry
-
Patent number: 8558364Abstract: An approach to activating a getter within a sealed vacuum cavity is disclosed. The approach uses inductive coupling from an external coil to a magnetically permeable material deposited in the vacuum cavity. The getter material is formed over this magnetically permeable material, and heated specifically thereby, leaving the rest of the device cavity and microdevice relatively cool. Using this inductive coupling technique, the getter material can be activated after encapsulation, and delicate structures and low temperature wafer bonding mechanisms may be used.Type: GrantFiled: September 20, 2011Date of Patent: October 15, 2013Assignee: Innovative Micro TechnologyInventor: Jeffery F. Summers
-
Patent number: 8546928Abstract: The present application relates to a multiple component which is to be subsequently individualized by forming components containing active structures, in addition to a corresponding component which can be used in microsystem technology systems. The multiple component and/or component comprises a flat substrate and also a flat cap structure which are bound to each other such that they surround at least one first and one second cavity per component, which are sealed against each other and towards the outside. The first of the two cavities is provided with getter material and due to the getter material has a different internal pressure and/or a different gas composition than the second cavity. The present application also relates to a method for producing the type of component and/or components for which gas mixtures of various types of gas have a different absorption ratio in relation to the getter material.Type: GrantFiled: April 4, 2007Date of Patent: October 1, 2013Assignee: Fraunhofer-Gesellschaft zur Foerderung der angewandten Forschung e. V.Inventors: Peter Merz, Wolfgang Reinert, Marten Oldsen, Oliver Schwarzelbach
-
Publication number: 20130214400Abstract: A device includes a capping substrate bonded with a substrate structure. The substrate structure includes an integrated circuit structure. The integrated circuit structure includes a top metallic layer disposed on an outgasing prevention structure. At least one micro-electro mechanical system (MEMS) device is disposed over the top metallic layer and the outgasing prevention structure.Type: ApplicationFiled: February 17, 2012Publication date: August 22, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Pao SHU, Chia-Ming HUNG, Wen-Chuan TAI, Hung-Sen WANG, Hsiang-Fu CHEN, Alex KALNITSKY
-
Patent number: 8497216Abstract: A method is described for manufacturing a micromechanical component. The method includes providing a first substrate, forming a first connecting structure on the first substrate, and forming a microstructure on the first substrate after forming the first connecting structure. The microstructure has at least one movable functional element. The method further includes providing a second substrate having a second connecting structure, and joining the first and second substrates by carrying out a bonding process, the first and second connecting structures being joined to form a common connecting structure, and a sealed cavity being formed in the region of the microstructure. The method provides that the first connecting structure takes the form of a buried connecting structure extending up to an upper surface of the first substrate. Also described is a related micromechanical component.Type: GrantFiled: May 20, 2011Date of Patent: July 30, 2013Assignee: Robert Bosch GmbHInventor: Thomas Mayer
-
Patent number: 8476737Abstract: An environment-resistant module which provides both thermal and vibration isolation for a packaged micromachined or MEMS device is disclosed. A microplatform and a support structure for the microplatform provide the thermal and vibration isolation. The package is both hermetic and vacuum compatible and provides vertical feedthroughs for signal transfer. A micromachined or MEMS device transfer method is also disclosed that can handle a wide variety of individual micromachined or MEMS dies or wafers, in either a hybrid or integrated fashion. The module simultaneously provides both thermal and vibration isolation for the MEMS device using the microplatform and the support structure which may be fabricated from a thin glass wafer that is patterned to create crab-leg shaped suspension tethers or beams.Type: GrantFiled: October 14, 2011Date of Patent: July 2, 2013Assignee: The Regents of the University of MichiganInventors: Khalil Najafi, Sang-Hyun Lee, Sang Woo Lee
-
Patent number: 8461051Abstract: A method for processing a sample using an electrically neutral reactive cluster is provided. The surface of a sample is processed by jetting out a mixed gas that is composed of a reactive gas and a gas with a boiling point lower than that of the reactive gas from a gas jetting part of a vacuum process room in which the sample is placed by a pressure in a range in which the mixed gas is not liquefied, in a predetermined direction, while adiabatically-expanding the mixed gas, thereby generating a reactive cluster and jetting the reactive cluster against the sample in the vacuum process room.Type: GrantFiled: August 10, 2009Date of Patent: June 11, 2013Assignees: Iwatani Corporation, Kyoto UniversityInventors: Kunihiko Koike, Takehiko Senoo, Yu Yoshino, Shuhei Azuma, Jiro Matsuo, Toshio Seki, Satoshi Ninomiya
-
Patent number: 8438718Abstract: A movable device of acceleration sensors and a vibration device of a gyroscope are formed on the same sensor wafer spaced apart from each other by a wall. A cap wafer having gaps corresponding to the movable mechanical components of the acceleration sensors and gyroscope is provided for the wafer and an adsorbent divided into a plurality of divisional portions is disposed in the gap for the gyroscope. After the sensor wafer and the cap wafer have been bonded together at a temperature of inactivation of the adsorbent and in an atmospheric pressure ambience of noble gas and activated gas, the adsorbent divisional portions are activated in sequence to adsorb the activated gas so as to adjust the pressure inside the gyroscope, thus manufacturing a combined sensor wafer.Type: GrantFiled: February 16, 2011Date of Patent: May 14, 2013Assignee: Hitachi Automotive Systems, Ltd.Inventors: Takanori Aono, Kengo Suzuki, Akira Koide, Masahide Hayashi
-
Patent number: 8436453Abstract: The present application is directed to a reservoir for use with a micro-electromechanical device having a first surface area to be lubricant. The reservoir comprises a solid component with a porous structure having a second surface area. The second surface area is greater than the first surface area. The reservoir also comprises a lubricant capable of reversibly reacting with either the solid component or the first surface area of the micro-electromechanical device.Type: GrantFiled: December 28, 2006Date of Patent: May 7, 2013Assignee: Texas Instruments IncorporatedInventors: Simon Joshua Jacobs, Seth A. Miller
-
Publication number: 20130105959Abstract: An encapsulation structure comprising at least one hermetically sealed cavity in which at least the following are encapsulated: a device, an electronic component produced on a first substrate, and a getter material layer covering the electronic component in order to block the gases capable of being degassed by the electronic component, and in which the device is not covered by the getter material layer.Type: ApplicationFiled: October 26, 2012Publication date: May 2, 2013Applicant: Commissariat a I'energie atomique et aux energies alternativesInventor: Commissariat a I'energie atomique et aux energies alternatives
-
Patent number: 8421178Abstract: A solid-state imaging device including an imaging area formed of a plurality of pixels arrayed in a two-dimensional matrix is provided. The solid-state imaging device includes: a photoelectric conversion portion including a charge accumulation region provided on a semiconductor substrate; a read transistor for reading electric charges from the photoelectric conversion portion; and a gettering site for separating metal impurities within the semiconductor substrate from at least the photoelectric conversion portion. The photoelectric conversion portion is provided on the surface side of the semiconductor substrate, and the gettering site is provided on the rear side away from the semiconductor substrate.Type: GrantFiled: February 28, 2011Date of Patent: April 16, 2013Assignee: Sony CorporationInventor: Yasushi Maruyama
-
Patent number: 8395250Abstract: In a chamber of a plasma processing apparatus, a cathode electrode and an anode electrode are disposed at a distance from each other. The cathode electrode is supplied with electric power from an electric power supply portion. The anode electrode is electrically grounded and a substrate is placed thereon. The anode electrode contains a heater. In an upper wall portion of the chamber, an exhaust port is provided and connected to a vacuum pump through an exhaust pipe. In a lower wall portion of a wall surface of the chamber, a gas introduction port is provided. A gas supply portion is provided outside the chamber.Type: GrantFiled: September 2, 2008Date of Patent: March 12, 2013Assignee: Kabushiki Kaisha SharpInventors: Katsushi Kishimoto, Yusuke Fukuoka
-
Patent number: 8395229Abstract: A MEMS (micro-electro-mechanical system) getter microdevice for controlling the ambient pressure inside the hermetic packages that enclose various types of MEMS, photonic, or optoelectronic devices. The getter microdevice revolves around a platform suspended at a height above a substrate, and which is supported by supporting legs having low thermal conductance. Layers are deposited on the platform, such layers including a properly patterned resistor element, a heat-spreading layer and, finally, a thin-film getter material. When an electrical current flows through it, the resistor element heats the thin-film getter material until it reaches its activation temperature. The getter material then absorbs the gas species that could be present in the hermetic package, such gas species possibly impairing the operation of the devices housed in the packages while reducing their lifetime.Type: GrantFiled: March 11, 2011Date of Patent: March 12, 2013Assignee: Institut National D'OptiqueInventors: Sonia Garcia-Blanco, Fraser Williamson, Jean François Viens
-
Patent number: 8378474Abstract: A computer or microchip comprising an outer chamber and at least one inner chamber inside the outer chamber. The outer chamber and the inner chamber being separated at least in part by an internal sipe, and at least a portion of a surface of the outer chamber forming at least a portion of a surface of the internal sipe. The internal sipe has opposing surfaces that are separate from each other and therefore can move relative to each other, and at least a portion of the opposing surfaces are in contact with each other in a unloaded condition. The outer chamber including a Faraday Cage. A computer, comprising a semiconductor wafer having a multitude of microchips. The multitude of microchips forming a plurality of independently functioning computers, each computer having independent communication capabilities.Type: GrantFiled: March 21, 2012Date of Patent: February 19, 2013Assignee: Frampton E. EllisInventor: Frampton E. Ellis
-
Publication number: 20130015568Abstract: Getter structure comprising at least one getter portion arranged on a support and including at least two adjacent getter material parts arranged on the support one beside the other, with different thicknesses and of which the surface grain densities are different from one another.Type: ApplicationFiled: July 9, 2012Publication date: January 17, 2013Applicant: Commissariat a I'energie atomique et aux ene altInventors: Christine FERRANDON, Xavier BAILLIN
-
Patent number: 8304845Abstract: An integrated component having a substrate, the substrate having a cavity which surrounds a mechanical structure. The cavity is filled by a fluid of a specific composition under a specific pressure, and the mechanical properties of the mechanical structure are influenced by the fluid.Type: GrantFiled: November 24, 2006Date of Patent: November 6, 2012Assignee: Robert Bosch GmbHInventors: Udo Bischof, Holger Hoefer, Volker Schmitz, Axel Grosse, Lutz Mueller, Ralf Hausner
-
Publication number: 20120205791Abstract: A method of manufacturing includes connecting a first end of a first through-silicon-via to a first die seal proximate a first side of a first semiconductor chip. A second end of the first thu-silicon-via is connected to a second die seal proximate a second side of the first semiconductor chip opposite the first side.Type: ApplicationFiled: April 26, 2012Publication date: August 16, 2012Inventors: Michael Z. Su, Gamal Refai-Ahmed, Bryan Black
-
Patent number: 8237171Abstract: A hermetically sealed integrated circuit package that includes a cavity housing a semiconductor die, whereby the cavity is pressurized during assembly and when formed. The invention prevents the stress on a package created when the package is subject to high temperatures at atmospheric pressure and then cooled from reducing the performance of the die at high voltages. By packaging a die at a high pressure, such as up to 50 PSIG, in an atmosphere with an inert gas, and providing a large pressure in the completed package, the dies are significantly less likely to arc at higher voltages, allowing the realization of single die packages operable up to at least 1200 volts. Moreover, the present invention is configured to employ brazed elements compatible with Silicon Carbide dies which can be processed at higher temperatures.Type: GrantFiled: February 9, 2010Date of Patent: August 7, 2012Assignee: Microsemi CorporationInventor: Tracy Autry
-
Patent number: 8193623Abstract: The specification teaches a device for use in the manufacturing of microelectronic, microoptoelectronic or micromechanical devices (microdevices) in which a contaminant absorption layer improves the life and operation of the microdevice. In a preferred embodiment the invention includes a mechanical supporting base, and a layer of a gas absorbing or purifier material is deposited on the base by a variety of techniques and a layer for temporary protection of the purification material is placed on top of the purification material. The temporary protection material is compatible for use in the microdevice and can be removed during the manufacture of the microdevice.Type: GrantFiled: January 23, 2007Date of Patent: June 5, 2012Assignee: SAES Getters S.p.A.Inventor: Marco Amiotti
-
Publication number: 20120112334Abstract: A packaging structure including at least one cavity wherein at least one micro-device is provided, the cavity being bounded by at least a first substrate and at least a second substrate integral with the first substrate through at least one bonding interface consisting of at least one metal or dielectric material, wherein at least one main face of the second substrate provided facing the first substrate is covered with at least one layer of at least one getter material, the bonding interface being provided between the first substrate and the layer of getter material.Type: ApplicationFiled: October 31, 2011Publication date: May 10, 2012Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Xavier BAILLIN, Christine Ferrandon
-
Patent number: 8174082Abstract: A micromechanical component having at least two caverns is provided, the caverns being delimited by the micromechanical component and a cap, and the caverns having different internal atmospheric pressures. The micromechanical component and cap are hermetically joined to one another at a first specifiable atmospheric pressure, then an access to at least one cavern is produced, and subsequently the access is hermetically closed off at a second specifiable atmospheric pressure.Type: GrantFiled: April 28, 2005Date of Patent: May 8, 2012Assignee: Robert Bosch GmbHInventors: Frank Fischer, Eckhard Graf, Heiko Stahl, Hartmut Kueppers, Roland Scheuerer
-
Publication number: 20120104589Abstract: A method for sealing through-holes in a material via material diffusion, without the deposition of a sealant material, is disclosed. The method is well suited to the fabrication and packaging of microsystems technology-based devices and systems. In some embodiments, the method comprises forming sacrificial material release through-holes through a structural layer, removing the sacrificial material via an etch that etches the sacrificial material through the release through-holes, and sealing of the release through-holes via material diffusion.Type: ApplicationFiled: October 28, 2011Publication date: May 3, 2012Applicant: The Board of Trustees of the Leland Stanford Junior UniversityInventors: Rishi Kant, Roger Thomas Howe
-
Patent number: 8164170Abstract: A computer or microchip comprising an outer chamber and at least one inner chamber inside the outer chamber. The outer chamber and the inner chamber being separated at least in part by an internal sipe, and at least a portion of a surface of the outer chamber forming at least a portion of a surface of the internal sipe. The internal sipe has opposing surfaces that are separate from each other and therefore can move relative to each other, and at least a portion of the opposing surfaces are in contact with each other in a unloaded condition. The outer chamber including a Faraday Cage. A computer, comprising a semiconductor wafer having a multitude of microchips. The multitude of microchips forming a plurality of independently functioning computers, each computer having independent communication capabilities.Type: GrantFiled: November 20, 2008Date of Patent: April 24, 2012Inventor: Frampton E. Ellis
-
Patent number: 8159056Abstract: A method of forming a device is provided. A substrate having a component is provided and a sacrificial layer is formed over the component. The sacrificial layer includes a cavity portion disposed about the component and a tunnel portion adjacent to the cavity portion. In addition, an encapsulation layer having a cover portion and a perimeter portion is formed over the sacrificial layer. The cover portion encapsulates the cavity portion such that the cavity portion forms a cavity within the cover portion. The perimeter portion is disposed over the tunnel portion. Moreover, an access hole is formed in the perimeter portion of the encapsulation layer.Type: GrantFiled: January 15, 2008Date of Patent: April 17, 2012Assignee: RF Micro Devices, Inc.Inventors: Sangchae Kim, Steven Crist
-
Patent number: 8153538Abstract: A process is disclosed for annealing a single crystal silicon wafer having a front surface and a back surface, and an oxide layer disposed on the front surface of the wafer extending over substantially all of the radial width. The process includes annealing the wafer in an annealing chamber having an atmosphere comprising oxygen. The process also includes maintaining a partial pressure of water above a predetermined value such that the wafer maintains the oxide layer through the annealing process. The annealed front surface is substantially free of boron and phosphorus.Type: GrantFiled: December 9, 2010Date of Patent: April 10, 2012Assignee: MEMC Electronic Materials, Inc.Inventors: Larry Wayne Shive, Brian Lawrence Gilmore
-
Publication number: 20120074555Abstract: A semiconductor package comprises: a substrate comprising a semiconductor device; a cap comprising a seal ring disposed over a surface of the cap; and a gap between the substrate and the surface of the cap. The seal ring comprises a tread comprising at least two columns.Type: ApplicationFiled: September 29, 2010Publication date: March 29, 2012Applicant: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Rick Snyder, Joel Philliber
-
Patent number: 8143162Abstract: An interconnect structure of an integrated circuit and a method for forming the same are provided. The interconnect structure includes a semiconductor substrate, a low-k dielectric layer over the semiconductor substrate, a conductor in the low-k dielectric layer, and a cap layer on the conductor. The cap layer has at least a top portion comprising a metal silicide/germanide.Type: GrantFiled: July 10, 2009Date of Patent: March 27, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chen-Hua Yu, Yung-Cheng Lu, Hui-Lin Chang, Ting-Yu Shen, Hung Chun Tsai
-
Patent number: 8137438Abstract: Embodiments of the invention provide an electronic device which may include an interior compartment housing at least one electronic component that may be reactive to target impurities. The electronic component may include at least a cathode and an anode. A purifier material may be interspersed within a conducting polymer layer between the cathode and the anode. The purifier material may decrease target impurities within the interior compartment of the electronic device from a first level to a second level.Type: GrantFiled: February 9, 2011Date of Patent: March 20, 2012Assignee: Matheson Tri-GasInventors: Robert Torres, Jr., Tadaharu Watanabe, Joseph V. Vininski
-
Patent number: 8120155Abstract: A MEMS device is packaged in a process which hydrogen (H) deuterium (D) for reduced stiction. H is exchanged with D by exposing the MEMS device with a deuterium source, such as deuterium gas or heavy water vapor, optionally with the assistance of a direct or downstream plasma.Type: GrantFiled: July 31, 2008Date of Patent: February 21, 2012Assignee: Texas Instruments IncorporatedInventors: Earl V. Atnip, Simon Joshua Jacobs
-
Gettering/stop layer for prevention of reduction of insulating oxide in metal-insulator-metal device
Patent number: 8093698Abstract: An electronic device includes a first electrode, a second electrode and an insulating layer between the first and second electrodes, which insulating layer may be susceptible to reduction by H2. A gettering layer is provided on and in contact with the first electrode, the gettering layer acting as a protective layer for substantially avoiding reduction of the insulating layer by capturing and immobilizing H2. A glue layer may be provided between the gettering layer and first electrode. An additional gettering layer may be provided on and in contact with the second electrode, and a glue layer may be provided between the second electrode and additional gettering layer.Type: GrantFiled: December 5, 2006Date of Patent: January 10, 2012Assignee: Spansion LLCInventors: Manuj Rathor, Matthew Buynoski, Joffre F. Bernard, Steven Avanzino, Suzette K. Pangrle -
Publication number: 20110285004Abstract: Methods for protecting circuit device materials, optoelectronic devices, and caps using a reflowable getter are described. The methods, devices and caps provide advantages because they enable modification of the shape and activity of the getter after sealing of the device. Some embodiments of the invention provide a solid composition comprising a reactive material and a phase changing material. The combination of the reactive material and phase changing material is placed in the cavity of an electronic device. After sealing the device by conventional means (epoxy seal for example), the device is subjected to thermal or electromagnetic energy so that the phase changing material becomes liquid, and consequently: exposes the reactive material to the atmosphere of the cavity, distributes the getter more equally within the cavity, and provides enhanced protection of sensitive parts of the device by flowing onto and covering these parts, with a thin layer of material.Type: ApplicationFiled: July 28, 2011Publication date: November 24, 2011Inventor: Pierre-Marc Allemand
-
Publication number: 20110272796Abstract: A structure and method for cold weld compression bonding using a metallic nano-structured gasket is provided. This structure and method allows a hermetic package to be formed at lower pressures and temperatures than are possible using bulk or conventional thin-film gasket materials.Type: ApplicationFiled: September 1, 2010Publication date: November 10, 2011Inventors: Mark F. Eaton, Curtis Nathan Potter, Andrew Miner
-
Patent number: 8049326Abstract: An environment-resistant module which provides both thermal and vibration isolation for a packaged micromachined or MEMS device is disclosed. A microplatform and a support structure for the microplatform provide the thermal and vibration isolation. The package is both hermetic and vacuum compatible and provides vertical feedthroughs for signal transfer. A micromachined or MEMS device transfer method is also disclosed that can handle a wide variety of individual micromachined or MEMS dies or wafers, in either a hybrid or integrated fashion. The module simultaneously provides both thermal and vibration isolation for the MEMS device using the microplatform and the support structure which may be fabricated from a thin glass wafer that is patterned to create crab-leg shaped suspension tethers or beams.Type: GrantFiled: June 9, 2008Date of Patent: November 1, 2011Assignee: The Regents of the University of MichiganInventors: Khalil Najafi, Sang-Hyun Lee, Sang Woo Lee
-
Patent number: 8039940Abstract: According to the present invention, a gettering layer is deposited both on the side surfaces and the bottom surface of a semiconductor chip. The semiconductor chip is then mounted on the board of a package so that a Schottky barrier is formed on the bottom surface. With this structure, metal ions that pass through the board of the package can be captured by the defect layer deposited on the side surfaces and/or the bottom surface of the semiconductor chip, and by the Schottky barrier.Type: GrantFiled: December 14, 2007Date of Patent: October 18, 2011Assignee: Renesas Electronics CorporationInventors: Kohji Kanamori, Teiichirou Nishizaka, Noriaki Kodama, Isao Katayama, Yoshihiro Matsuura, Kaoru Ishihara, Yasushi Harada, Naruaki Minenaga, Chihiro Oshita
-
Patent number: 8039969Abstract: A semiconductor device 1 includes a semiconductor chip 10 (first semiconductor chip), a semiconductor chip 20 (second semiconductor chip) and a seal ring 30. The semiconductor chip 20 is provided on a surface S1 of the semiconductor chip 10 so as to be spaced apart from the semiconductor chip 10 with a predetermined spacing therebetween. A seal ring 30 is interposed between the semiconductor chip 10 and the semiconductor chip 20. An internal region, which is an inner region of the seal ring 30, and an external region, which is an outer region of the seal ring 30, are provided between the semiconductor chip 10 and the semiconductor chip 20.Type: GrantFiled: October 4, 2006Date of Patent: October 18, 2011Assignee: NEC Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 8035209Abstract: A micromechanical device having a substrate wafer has at least one first cavity and one second cavity, the cavities being hermetically separated from each other, the first cavity having a different internal atmospheric pressure than the second cavity. The cavities are capped by a thin film cap. A method is for manufacturing a micromechanical device which has a thin film cap having cavities of different internal atmospheric pressures.Type: GrantFiled: August 4, 2009Date of Patent: October 11, 2011Assignee: Robert Bosch GmbHInventors: Julian Gonska, Ralf Hausner
-
Publication number: 20110193098Abstract: A hermetically sealed integrated circuit package that includes a cavity housing a semiconductor die, whereby the cavity is pressurized during assembly and when formed. The invention prevents the stress on a package created when the package is subject to high temperatures at atmospheric pressure and then cooled from reducing the performance of the die at high voltages. By packaging a die at a high pressure, such as up to 50 PSIG, in an atmosphere with an inert gas, and providing a large pressure in the completed package, the dies are significantly less likely to arc at higher voltages, allowing the realization of single die packages operable up to at least 1200 volts. Moreover, the present invention is configured to employ brazed elements compatible with Silicon Carbide dies which can be processed at higher temperatures.Type: ApplicationFiled: February 9, 2010Publication date: August 11, 2011Inventor: Tracy Autry
-
Patent number: 7990601Abstract: A package structure and method of packaging an interferometric modulator with a reinforcing substance to help support the integrity of the package. In some embodiments the reinforcing substance is a desiccant integrated into the backplate or the transparent substrate.Type: GrantFiled: March 18, 2010Date of Patent: August 2, 2011Assignee: QUALCOMM MEMS Technologies, Inc.Inventor: Lauren Palmateer
-
Patent number: 7981793Abstract: By suppressing the presence of free oxygen during a cleaning process and a subsequent electrochemical deposition of a seed layer, the quality of a corresponding interface between the barrier material and the seed layer may be enhanced, thereby also improving performance and the characteristics of the finally obtained metal region. Thus, by identifying free oxygen as a main source for negatively affecting the characteristics of metals during a “direct on barrier” plating process, efficient strategies have been developed and are disclosed herein to provide a reliable technique for volume production of sophisticated semiconductor devices.Type: GrantFiled: March 11, 2008Date of Patent: July 19, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Axel Preusse, Charlotte Emnet, Susanne Wehner
-
Publication number: 20110156190Abstract: An electronic component includes a base member comprising a main surface, a cap member on the base member, a first concave portion between the main surface and the cap member, a second concave portion on the main surface, an element on the main surface and above the second concave portion, and a getter member in the second concave portion and under the element. The second concave portion, when observed from a planar view, includes a first opening portion overlapping the element and a second opening portion not overlapping the element.Type: ApplicationFiled: December 23, 2010Publication date: June 30, 2011Applicant: KYOCERA CORPORATIONInventor: Ryuji Mori
-
Patent number: 7968987Abstract: A chip module assembly includes a CO2 getter exposed through a gas-permeable membrane to a chip cavity of a chip module. One or more chips is/are enclosed within the cavity. The CO2 getter comprises a liquid composition including 1,8-diaza-bicyclo-[5,4,0]-undec-7-ene (DBU) in a solvent that includes an alcohol, preferably, 1-hexanol. In one embodiment, a sheet of gas-permeable membrane is heat-welded to form a pillow-shaped bag in which the liquid composition is sealed. The pillow-shaped bag containing the liquid composition is preferably disposed in a recess of a heat sink and exposed to the cavity through a passage between the recess and the cavity. The CO2 getter can remove a relatively large amount of carbon dioxide from the cavity, and thus effectively prevents solder joint corrosion. For example, based on the formula weights and densities of the DBU and 1-hexanol, 200 g of the liquid composition can remove over 34 g of carbon dioxide.Type: GrantFiled: January 3, 2008Date of Patent: June 28, 2011Assignee: International Business Machines CorporationInventor: Joseph Kuczynski
-
Publication number: 20110127660Abstract: Embodiments of the invention provide an electronic device which may include an interior compartment housing at least one electronic component that may be reactive to target impurities. The electronic component may include at least a cathode and an anode. A purifier material may be interspersed within a conducting polymer layer between the cathode and the anode. The purifier material may decrease target impurities within the interior compartment of the electronic device from a first level to a second level.Type: ApplicationFiled: February 9, 2011Publication date: June 2, 2011Applicant: Matheson Tri-GasInventors: Robert Torres, JR., Tadaharu Watanabe, Joseph V. Vininski
-
Patent number: 7947111Abstract: Novel uses and methods of use for inorganic and macroreticulate polymer bonding to metals to control moisture and oxygen in OLED, and other like devices, are provided. Materials having color change capacity are also provided for the removal of moisture from an OLED, where the material changes color upon reaching its capacity and thereby signals the user that the OLED is no longer protected from moisture damage.Type: GrantFiled: May 21, 2009Date of Patent: May 24, 2011Assignee: Matheson Tri-GasInventors: Robert Torres, Jr., Tadaharu Watanabe, Joseph V. Vininski
-
Patent number: 7943863Abstract: A wiring substrate includes a first insulation layer, a connection terminal, a second insulation layer, a via, and a wiring pattern. The connection terminal is disposed in the first insulation layer so as to be exposed from a first main surface of the first insulation layer, and is electrically connected with a semiconductor chip. The second insulation layer is disposed on a second main surface of the first insulation layer situated on the opposite side from the first main surface. The via is disposed in the second insulation layer, and is electrically connected with the connection terminal. The via is separated from the connection terminal. The wiring pattern is disposed on the second main surface of the first insulation layer and electrically connects the connection terminal and the via.Type: GrantFiled: July 31, 2007Date of Patent: May 17, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Junichi Nakamura
-
Patent number: 7936056Abstract: An airtight sealed package with a device sealed therein in an airtight manner under vacuum, the device being placed in a space defined in the airtight sealed package by a lid and a substrate, includes at least one pressure adjustment unit provided on at least one of the lid and the substrate, and configured to receive energy from an outside of the airtight sealed package, with the device sealed in the airtight manner in the airtight sealed package, to adjust pressure in the space. An energy transmission member transmits the energy to the pressure adjustment unit.Type: GrantFiled: January 23, 2008Date of Patent: May 3, 2011Assignee: Olympus CorporationInventor: Tomoyuki Hatakeyama
-
Publication number: 20110079889Abstract: A structure comprising a cavity delimited by a first substrate and a second substrate attached to the first substrate by an adhesion interface, in which a first part of a first portion of a getter material forms part of the adhesion interface, and a second part of the first portion of getter material is placed in the cavity, the first portion of getter material being placed against the first substrate or the second substrate, the adhesion interface further comprising part of a second portion of a getter material thermocompressed to the first part of the first portion of getter material, said second portion of getter material being placed against the second substrate when the first portion of getter material is placed against the first substrate or placed against the first substrate when the first portion of getter material is placed against the second substrate.Type: ApplicationFiled: October 6, 2010Publication date: April 7, 2011Applicant: COMMISS. A L'ENERGIE ATOM. ET AUX ENERG. ALTERNA.Inventor: Xavier BAILLIN
-
Patent number: RE44255Abstract: The specification teaches a device for use in the manufacturing of microelectronic, microoptoelectronic or micromechanical devices (microdevices) in which a contaminant absorption layer improves the life and operation of the microdevice. In a preferred embodiment the invention includes a mechanical supporting base, and discrete deposits of gas absorbing or contaminant removing material on the base by a variety of techniques and a layer for temporary protection of the contaminant removing material on top of the contaminant removing material. Passages are created in the layer which expose the contaminant removing material to atmosphere. The device may be used as a covering for the microdevice as well.Type: GrantFiled: April 24, 2008Date of Patent: June 4, 2013Assignee: Saes Getter S.p.A.Inventor: Marco Amiotti