Via (interconnection Hole) Shape Patents (Class 257/774)
  • Patent number: 12293948
    Abstract: In a described example, an apparatus includes: a semiconductor die with a component on a device side surface; a die seal surrounding the component on the device side surface; a package substrate having bond pads on a die side surface; a package substrate seal formed on the die side surface of the package substrate corresponding to the die seal on the semiconductor die; the semiconductor die flip chip mounted on the bond pads of the package substrate with solder joints connecting post connects on the semiconductor die to the bond pads of the package substrate; a mold compound seal formed by the die seal and the package substrate seal; and mold compound covering a portion of the semiconductor die, a portion of the die side of the package substrate, and contacting the mold compound seal, the mold compound spaced from the component.
    Type: Grant
    Filed: September 28, 2021
    Date of Patent: May 6, 2025
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Amit Sureshkumar Nangia, Gregory Thomas Ostrowicki
  • Patent number: 12288734
    Abstract: A semiconductor device includes a substrate including a first side and a second side opposite to each other, a first penetrating structure that penetrates the substrate, and a second penetrating structure that penetrates the substrate, the second penetrating structure being spaced apart from the first penetrating structure, and an area of the first penetrating structure being more than twice an area of the second penetrating structure, as viewed from the first side of the substrate.
    Type: Grant
    Filed: April 6, 2022
    Date of Patent: April 29, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Juik Lee, Jong-Min Lee, Jimin Choi, Yeonjin Lee, Jeon Il Lee
  • Patent number: 12288768
    Abstract: A method of manufacturing a laminate, the method including: providing a film-form firing material on a support sheet, the film-form firing material containing a sinterable metal particle and a binder component and having an identical or substantially identical shape and an identical size to a shape and size of a semiconductor chip; applying, to a substrate, the film-form firing material on the support sheet; peeling off the support sheet from the substrate and the film-form firing material; applying a back surface side of the semiconductor chip to the film-form firing material on the substrate to face each other; and sinter-bonding the semiconductor chip and the substrate by heating the film-form firing material to 200° C. or higher.
    Type: Grant
    Filed: August 20, 2020
    Date of Patent: April 29, 2025
    Assignee: LINTEC CORPORATION
    Inventors: Isao Ichikawa, Hidekazu Nakayama, Yosuke Sato
  • Patent number: 12283519
    Abstract: A forming method for a semiconductor structure and the semiconductor structure are provided. The forming method of the semiconductor structure includes: providing a substrate, wherein separate bit line structures are formed on the substrate; forming a first sacrificial layer on a sidewall of a bit line structure; forming first dielectric layer filling gaps between adjacent bit line structures; patterning a first dielectric layer to form vias, wherein the vias expose active regions of the substrate, and the vias and remaining parts of the first dielectric layers are alternately arranged in an extension direction of the bit line structures; forming a second sacrificial layer on sidewalls of a via, and filling the via to form a contact plugs; forming a contact structure on the contact plug; and removing the first sacrificial layer to form first air gap, and removing the second sacrificial layer to form a second air gap.
    Type: Grant
    Filed: January 12, 2022
    Date of Patent: April 22, 2025
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Chuxian Liao, Yuhan Zhu, Zhan Ying
  • Patent number: 12278196
    Abstract: An electronic device includes a substrate having a conductive structure with a substrate outward terminal at a second side of the substrate. A dielectric structure with an opening is adjacent to the second side. An electronic component is coupled to the substrate and an encapsulant encapsulates the electronic component. The substrate outward terminal comprises a multi-via terminal or a multi-stage via. The multi-via terminal includes pad conductive vias in the opening, a pad dielectric via interposed between the pad conductive vias, and a conductor comprising a conductor top side with micro dimples over the pad conductive vias and the pad dielectric via. The multi-stage terminal includes a pad base within the opening having a top side recessed below an upper surface the dielectric and a pad head coupled to the pad base within the opening, the pad head having a top side with a micro dimple.
    Type: Grant
    Filed: October 31, 2023
    Date of Patent: April 15, 2025
    Assignee: Amkor Technology Singapore Holding Pte. Ltd.
    Inventors: Tae Ki Kim, Jae Beom Shim, Min Jae Yi, Yi Seul Han, Young Ju Lee, Kyeong Tae Kim
  • Patent number: 12278222
    Abstract: A semiconductor package may include a package substrate, a first interposer substrate mounted on the package substrate, and a first semiconductor chip disposed on the first interposer substrate. The first interposer substrate may include a first base layer, a second base layer disposed on the first base layer, circuit patterns provided in each of the first base layer and the second base layer, and an integrated device embedded in the first base layer and connected to at least one of the circuit patterns. A top surface of the first base layer may contact a bottom surface of the second base layer.
    Type: Grant
    Filed: June 21, 2023
    Date of Patent: April 15, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Yanggyoo Jung, Chulwoo Kim, Hyo-Chang Ryu, Yun Seok Choi
  • Patent number: 12278210
    Abstract: Provided is a manufacturing method of a semiconductor structure. The manufacturing method includes the following steps. A first dielectric layer is formed on a first substrate. A second dielectric layer is formed on a second substrate. A first heat treatment is performed on the first dielectric layer and the second dielectric layer, wherein a temperature of the first heat treatment is between 300° C. and 400° C. A first conductive via is formed in the first dielectric layer. A second conductive via is formed in the second dielectric layer. The first substrate and the second substrate are bonded in a manner that the first dielectric layer faces the second dielectric layer, so as to connect the first conductive via and the second conductive via.
    Type: Grant
    Filed: August 8, 2022
    Date of Patent: April 15, 2025
    Assignee: United Microelectronics Corp.
    Inventors: Sheng Zhang, Kai Zhu, Chien-Kee Pang, Chia-Liang Liao
  • Patent number: 12272724
    Abstract: A three-dimensional device structure includes a die including a semiconductor substrate, an interconnect structure disposed on the semiconductor substrate, a through silicon via (TSV) structure that extends through the semiconductor substrate and electrically contacts a metal feature of the interconnect structure, and an integrated passive device (IPD) embedded in the semiconductor substrate and electrically connected to the TSV structure.
    Type: Grant
    Filed: August 2, 2023
    Date of Patent: April 8, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company Limited
    Inventors: Jen-Yuan Chang, Chien-Chang Lee, Chia-Ping Lai, Tzu-Chung Tsai
  • Patent number: 12272622
    Abstract: A package includes a semiconductor carrier, a first die, a second die, a redistribution structure, and an electron transmission path. The first die is disposed over the semiconductor carrier. The second die is stacked on the first die. The redistribution structure is over the second die. The electron transmission path extends from the semiconductor carrier to the redistribution structure. The electron transmission path is electrically connected to a ground voltage. A first portion of the electron transmission path is embedded in the semiconductor carrier, a second portion of the electron transmission path is aside the first die, and a third portion of the electron transmission path is aside the second die.
    Type: Grant
    Filed: May 29, 2023
    Date of Patent: April 8, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Ming-Fa Chen, Sung-Feng Yeh, Jian-Wei Hong
  • Patent number: 12272568
    Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes at least one semiconductor die, an interposer, an encapsulant, a protection layer and connectors. The interposer has a first surface, a second surface opposite to the first surface and sidewalls connecting the first and second surfaces. The semiconductor die is disposed on the first surface of interposer and electrically connected with the interposer. The encapsulant is disposed over the interposer and laterally encapsulating the at least one semiconductor die. The connectors are disposed on the second surface of the interposer and electrically connected with the at least one semiconductor die through the interposer. The protection layer is disposed on the second surface of the interposer and surrounding the connectors. The sidewalls of the interposer include slanted sidewalls connected to the second surface, and the protection layer is in contact with the slant sidewalls of the interposer.
    Type: Grant
    Filed: August 1, 2023
    Date of Patent: April 8, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Jiun-Ting Chen, Chih-Wei Wu, Szu-Wei Lu, Tsung-Fu Tsai, Ying-Ching Shih, Ting-Yu Yeh, Chen-Hsuan Tsai
  • Patent number: 12272658
    Abstract: A method of making a semiconductor device includes manufacturing an ESD cell over a substrate, wherein the ESD cell includes multiple diodes connected in parallel to each other. The method includes manufacturing a conductive pillar electrically connected to the ESD cell of the semiconductor device; manufacturing a through-silicon via (TSV) extending through the substrate, wherein the TSV extends through the substrate within a TSV zone having a TSV zone perimeter, and wherein a first end of the TSV is at a same side of the substrate as the ESD cell, and a second end of the TSV is at a different side of the substrate from the ESD cell. The method includes manufacturing an antenna extending parallel to the TSV at a same side of the substrate as the ESD cell; and manufacturing an antenna pad electrically connected to the TSV, the antenna, and the conductive pillar.
    Type: Grant
    Filed: March 25, 2024
    Date of Patent: April 8, 2025
    Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC CHINA COMPANY, LIMITED
    Inventors: HoChe Yu, Fong-Yuan Chang, XinYong Wang, Chih-Liang Chen, Tzu-Heng Chang
  • Patent number: 12272687
    Abstract: A semiconductor device package includes a redistribution layer, a plurality of conductive pillars, a reinforcing layer and an encapsulant. The conductive pillars are in direct contact with the first redistribution layer. The reinforcing layer surrounds a lateral surface of the conductive pillars. The encapsulant encapsulates the first redistribution layer and the reinforcing layer. The conductive pillars are separated from each other by the reinforcing layer.
    Type: Grant
    Filed: December 6, 2022
    Date of Patent: April 8, 2025
    Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.
    Inventors: Ya Fang Chan, Yuan-Feng Chiang
  • Patent number: 12273050
    Abstract: An example electrostatic machine including a rotor stack comprising a plurality of a rotor plates each including a plurality of rotor electrodes positioned on each side of the rotor plate; and at least one rotor via comprising an electrical connection between the plurality of rotor electrodes on a first side of the rotor plate and the plurality of rotor electrodes on a second side of the rotor plate; and a stator stack comprising a plurality of stator plates, each including a plurality of stator electrodes positioned on each side of the stator plate; and at least one stator via comprising an electrical connection between the plurality of stator electrodes on a first side of the stator plate and the plurality of stator electrodes on a second side of the stator plate.
    Type: Grant
    Filed: April 19, 2021
    Date of Patent: April 8, 2025
    Assignee: C-MOTIVE TECHNOLOGIES, INC.
    Inventors: Justin Kyle Reed, Ryan Knippel, William D. Butrymowicz, Graham T. Reitz, Baoyun Ge, Daniel Colin Ludois, Aditya Nandakumar Ghule, Serge Kuro
  • Patent number: 12267962
    Abstract: A wiring board includes an insulating layer having a first surface and a second surface, which are opposite to each other, upper wiring patterns on the first surface of the insulating layer, lower wiring patterns on the second surface of the insulating layer, intermediate wiring patterns, which are disposed in the insulating layer and are electrically connected to the upper wiring patterns and the lower wiring patterns, and a capacitor wire connected to corresponding wiring patterns of the upper wiring patterns, the lower wiring patterns, and the intermediate wiring patterns. The capacitor wire includes a core electrode line having a wire shape, an outer electrode line covering at least a portion of the core electrode line, and a dielectric line interposed between the core electrode line and the outer electrode line.
    Type: Grant
    Filed: November 7, 2022
    Date of Patent: April 1, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventor: Soojae Park
  • Patent number: 12266592
    Abstract: A semiconductor structure includes a semiconductor substrate and an interconnect structure on the semiconductor structure. The interconnect structure includes a first layer, a second layer over the first layer, a third layer over the second layer, and a fourth layer over the third layer. A first through via extends through the semiconductor substrate, the first layer, and the second layer. A second through via extends through the third layer and the fourth layer. A bottom surface of the second through via contacts a top surface of the first through via.
    Type: Grant
    Filed: May 26, 2023
    Date of Patent: April 1, 2025
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Yuan-Yang Hsiao, Dian-Hau Chen, Yen-Ming Chen
  • Patent number: 12261163
    Abstract: A package includes an interposer having a first redistribution structure; a first die directly bonded to a first surface of the first redistribution structure with a dielectric-to-dielectric bond and a metal-to-metal bond; a second die directly bonded to the first surface of the first redistribution structure with a dielectric-to-dielectric bond and a metal-to-metal bond; an encapsulant around the first die and the second die; and a plurality of conductive connectors on a second side of the first redistribution structure opposite to the first die and the second die.
    Type: Grant
    Filed: July 23, 2021
    Date of Patent: March 25, 2025
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Jie Chen, Hsien-Wei Chen, Ming-Fa Chen
  • Patent number: 12262473
    Abstract: An apparatus comprising a first printed circuit board and a second printed circuit board. The first printed circuit board may comprise a plurality of amplifier circuits, a plurality of inputs and a first interconnection network. The second printed circuit board may comprise a plurality of antenna modules and a second interconnection network. The first interconnection network may be configured to connect each of the inputs to a respective one of the plurality of amplifier circuits, and the plurality of amplifier circuits to the second interconnection network. The second interconnection network may be configured to connect the amplifier circuits to the plurality of antenna modules. The first printed circuit board may be affixed to the second printed circuit board using a conductive epoxy material.
    Type: Grant
    Filed: March 23, 2023
    Date of Patent: March 25, 2025
    Assignee: ALTUM RF IP B.V.
    Inventors: Niels Kramer, Sebastiaan Laurens Coenen, Ernesto Puangco Cenidoza
  • Patent number: 12255182
    Abstract: An electronic package is provided, in which a first electronic element and a second electronic element are disposed on a first side of a circuit structure and a second side of the circuit structure, respectively, where a first metal layer is formed between the first side of the circuit structure and the first electronic element, a second metal layer is formed on a surface of the second electronic element, and at least one thermally conductive pillar is disposed on the second side of the circuit structure and extends into the circuit structure to thermally conduct the first metal layer and the second metal layer. Therefore, through the thermally conductive pillar, heat generated during operations of the first electronic element and the second electronic element can be quickly dissipated to an external environment and would not accumulate.
    Type: Grant
    Filed: August 17, 2023
    Date of Patent: March 18, 2025
    Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.
    Inventors: Meng-Huan Chia, Yih-Jenn Jiang, Chang-Fu Lin, Don-Son Jiang
  • Patent number: 12255158
    Abstract: Disclosed herein are components for millimeter-wave communication, as well as related methods and systems.
    Type: Grant
    Filed: June 25, 2020
    Date of Patent: March 18, 2025
    Assignee: Intel Corporation
    Inventors: Neelam Prabhu Gaunkar, Georgios Dogiamis, Telesphor Kamgaing, Diego Correas-Serrano, Henning Braunisch
  • Patent number: 12255136
    Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate and a via structure. The via structure is through the substrate. The via structure includes a first conductive portion, a second conductive portion, a first barrier portion, a second barrier portion, and a third barrier portion. The first conductive portion has a ring-shaped cross section. The second conductive portion is disposed at an inner side of the first conductive portion. The second conductive portion has a ring-shaped cross section. The first barrier portion is disposed at an outer side of the first conductive portion. The second barrier portion is disposed between the first conductive portion and the second conductive portion. The third barrier portion is disposed at an inner side of the second conductive portion. At least one of the first barrier portion, the second barrier portion, or the third barrier portion includes an insulating 2D material.
    Type: Grant
    Filed: May 19, 2022
    Date of Patent: March 18, 2025
    Assignee: MACRONIX INTERNATIONAL CO., LTD.
    Inventors: Cheng-Hsien Lu, Yun-Yuan Wang, Ming-Hsiu Lee, Dai-Ying Lee
  • Patent number: 12255159
    Abstract: An antenna chip packaging structure and a method for preparing the antenna chip packaging structure are disclosed. The method includes forming multiple antenna structures: on a first support substrate with a redistribution layer on the first support substrate; forming each of the multiple antenna structures includes sequentially forming a first antenna layer, a first connection structure, and a first packaging layer on the redistribution layer; sequentially forming a second antenna layer, a second connection structure, and a second packaging layer above the first packaging layer; forming a third antenna layer above the second packaging layer; repeating the antenna structure forming process, before bonding a second support substrate above the last antenna structure on the last packaging layer; removing the first support substrate, and forming a UBM layer below the redistribution layer; and forming a solder ball on the UBM layer and connecting a chip to the UBM layer.
    Type: Grant
    Filed: December 9, 2021
    Date of Patent: March 18, 2025
    Assignee: SJ Semiconductor(Jiangyin) Corporation
    Inventor: Yayuan Xue
  • Patent number: 12255160
    Abstract: Provided is a semiconductor package including a pair of differential signal wiring lines including a first differential signal wiring line and a second differential signal wiring line, extending parallel to and spaced apart from each other, a lower equal potential plate in a lower wiring layer under the signal wiring layer, an upper equal potential plate in an upper wiring layer above the signal wiring layer, and a wiring insulating layer adjacent to the pair of differential signal wiring lines, the lower equal potential plate, and the upper equal potential plate, the wiring insulating layer filling spaces between the signal wiring layer, the lower wiring layer, and the upper wiring layer, at least one of the lower equal potential plate and the upper equal potential plate including an impedance opening overlapping the pair of differential signal wiring lines in a vertical direction and is filled by the wiring insulating layer.
    Type: Grant
    Filed: May 12, 2022
    Date of Patent: March 18, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Juyoun Choi, Eunjung Lee, Junho Lee, Seungsoo Ha
  • Patent number: 12255166
    Abstract: A semiconductor package structure includes a conductive pad formed over a substrate. The semiconductor package structure also includes a passivation layer formed over the conductive pad. The semiconductor package structure further includes a first via structure formed through the passivation layer and in contact with the conductive pad. The semiconductor package structure also includes a first encapsulating material surrounding the first via structure. The semiconductor package structure further includes a redistribution layer structure formed over the first via structure. The first via structure has a lateral extending portion embedded in the first encapsulating material near a top surface of the first via structure, and the lateral extending portion has a width increasing in a direction toward the redistribution layer structure.
    Type: Grant
    Filed: October 11, 2023
    Date of Patent: March 18, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Neng-Chieh Chang, Po-Hao Tsai, Ming-Da Cheng, Wen-Hsiung Lu, Hsu-Lun Liu
  • Patent number: 12249531
    Abstract: A method for forming a semiconductor structure is provided. The method includes forming a contact feature over an insulating layer, forming a first passivation layer over the contact feature, and etching the first passivation layer to form a trench exposing the contact feature. The method also includes forming an oxide layer over the contact feature and the first passivation layer and in the trench, forming a first non-conductive structure over the oxide layer, and patterning the first non-conductive structure to form a gap. The method further includes filling a conductive material in the gap to form a first conductive feature. The first non-conductive structure and the first conductive feature form a first bonding structure. The method further includes attaching a carrier substrate to the first bonding structure via a second bonding structure over the carrier substrate.
    Type: Grant
    Filed: May 6, 2022
    Date of Patent: March 11, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Chih-Hsin Yang, Dian-Hau Chen, Yen-Ming Chen
  • Patent number: 12250807
    Abstract: A semiconductor device includes a semiconductor structure including a semiconductor substrate having an active zone with a channel; a through silicon via (TSV) structure including a power TSV configured to transmit power and a signal TSV configured to transmit a signal; and a keep-out zone located a predetermined distance away from the TSV structure and bounded by the active zone. The TSV structure penetrates the semiconductor substrate. The keep-out zone includes a first element area a first distance away from the power TSV, and a second element area a second distance away from the signal TSV.
    Type: Grant
    Filed: October 7, 2021
    Date of Patent: March 11, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Jaesan Kim, Seunghan Woo, Haesuk Lee, Youngcheon Kwon, Reum Oh
  • Patent number: 12245426
    Abstract: Methods, systems, and devices for staircase formation in a memory array are described. A first liner material may be deposited on a tread above a first contact surface and a portion of the first liner material may be doped. A second liner material may be deposited over the first liner and a portion of the second liner material may be doped. After doping the portions of the liner materials, the undoped portions of the liner materials may be removed so that the materials above a second contact surface can be at least partially removed via a first removal process. The doped portion of the first liner material may then be cut back so that a second removal process can expose the second contact surface and a third contact (while the first contact surface is protected from the removal process by the liner materials).
    Type: Grant
    Filed: August 26, 2022
    Date of Patent: March 4, 2025
    Assignee: Micron Technology, Inc.
    Inventors: Alyssa N. Scarbrough, Lifang Xu, Jordan D. Greenlee
  • Patent number: 12243937
    Abstract: The disclosure concerns a device which comprises a stack of two high electron mobility transistors, referred to as first and second transistor, separated by an insulating layer and each provided with a stack of semiconductor layers respectively referred to as first stack and second stack, the first and the second stack each comprising, from the insulating layer to, respectively, a first and a second surface, a barrier layer and a channel layer, the first and the second transistor respectively comprising a first set of electrodes and a second set of electrodes, the first and the second set of electrodes each comprising a source electrode, a drain electrode, and a gate electrode which are arranged so that the first and the second transistor are electrically connected head-to-tail.
    Type: Grant
    Filed: April 1, 2022
    Date of Patent: March 4, 2025
    Assignees: STMicroelectronics France, STMicroelectronics International N.V.
    Inventors: Matthieu Nongaillard, Thomas Oheix
  • Patent number: 12243812
    Abstract: Alternative surfaces for conductive pad layers of silicon bridges for semiconductor packages, and the resulting silicon bridges and semiconductor packages, are described. In an example, a semiconductor structure includes a substrate having a lower insulating layer disposed thereon. The substrate has a perimeter. A metallization structure is disposed on the lower insulating layer. The metallization structure includes conductive routing disposed in a dielectric material stack. First and second pluralities of conductive pads are disposed in a plane above the metallization structure. Conductive routing of the metallization structure electrically connects the first plurality of conductive pads with the second plurality of conductive pads. An upper insulating layer is disposed on the first and second pluralities of conductive pads. The upper insulating layer has a perimeter substantially the same as the perimeter of the substrate.
    Type: Grant
    Filed: November 3, 2023
    Date of Patent: March 4, 2025
    Assignee: Intel Corporation
    Inventors: Dae-Woo Kim, Sujit Sharan
  • Patent number: 12237308
    Abstract: A semiconductor package includes a first semiconductor chip including a first wiring layer including a first wiring structure and providing a first rear surface, and a first through via for first through via for power electrically connected to the first wiring structure; and a second semiconductor chip including a second wiring layer including a second wiring structure and providing a second rear surface, and a second through via for second through via for power electrically connected to the second wiring structure, wherein the first and second semiconductor chips have different widths, wherein the first semiconductor chip receives power through the first wiring structure and the first through via for first through via for power, wherein the second semiconductor chip receives power through the second wiring structure and the second through via for second through via for power.
    Type: Grant
    Filed: December 29, 2023
    Date of Patent: February 25, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Hyuekjae Lee, Dae-Woo Kim, Eunseok Song
  • Patent number: 12237590
    Abstract: The disclosure relates to radio engineering and, for example, to the printed circuit board-integrated antenna of transmitting/receiving data. A printed circuit board-integrated antenna for transmitting/receiving data, the antenna comprises an intermediate section comprising patch elements interconnected by at least one via, wherein a first patch element is disposed in a lower middle layer and is separated by a gap from a conductive solid area, a second patch element is disposed in an upper middle layer and is separated by a gap from the conductive solid area; a parasitic patch element disposed in an upper layer and separated by a gap from the conductive solid area; and a strip line connected directly to an edge of the first patch element, the strip line being disposed in the lower middle layer and configured for communicating a data signal to or from the intermediate section when transmitting/receiving data.
    Type: Grant
    Filed: December 2, 2022
    Date of Patent: February 25, 2025
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Anton Sergeevich Lukyanov, Mikhail Nikolaevich Makurin
  • Patent number: 12237027
    Abstract: Provided is an anti-fuse memory including a anti-fuse memory cell including an isolation structure, a select gate, first and second gate insulating layers, an anti-fuse gate, and first, second and third doped regions. The isolation structure is disposed in a substrate. The select gate is disposed on the substrate. The first gate insulating layer is disposed between the select gate and the substrate. The anti-fuse gate is disposed on the substrate and partially overlapped with the isolation structure. The second gate insulating layer is disposed between the anti-fuse gate and the substrate. The first doped region and the second doped region are disposed in the substrate at opposite sides of the select gate, respectively, wherein the first doped region is located between the select gate and the anti-fuse gate. The third doped region is disposed in the substrate and located between the first doped region and the isolation structure.
    Type: Grant
    Filed: October 16, 2022
    Date of Patent: February 25, 2025
    Assignee: United Microelectronics Corp.
    Inventors: Chung-Hao Chen, Chi-Hsiu Hsu, Chi-Fa Lien, Ying-Ting Lin, Cheng-Hsiao Lai, Ya-Nan Mou
  • Patent number: 12230582
    Abstract: Integrated circuit (IC) packages having a through-via interposer with an embedded die, as well as related structures, devices, and methods, are disclosed herein. For example, in some embodiments, an IC package may include a through-via interposer with an embedded die, the through-via connections having front to back conductivity. In some embodiments, a die may be disposed on the back side of an IC package having a through-via interposer with an embedded die and may be electrically coupled to the embedded die. In some embodiments, a second IC package in a package-on-package (PoP) arrangement may be disposed on the back side of an IC package having a through-via interposer with an embedded die and may be electrically coupled to the conductive vias.
    Type: Grant
    Filed: September 15, 2023
    Date of Patent: February 18, 2025
    Assignee: Intel Corporation
    Inventor: John S. Guzek
  • Patent number: 12230583
    Abstract: Described are semiconductor interposer, and microelectronic device assemblies incorporating such semiconductor interposers. The described interposers include multiple redistribution structures on each side of the core; each of which may include multiple individual redistribution layers. The interposers may optionally include circuit elements, such as passive and/or active circuit. The circuit elements may be formed at least partially within the semiconductor core.
    Type: Grant
    Filed: October 17, 2023
    Date of Patent: February 18, 2025
    Assignee: Micron Technology, Inc.
    Inventors: Owen Fay, Chan H. Yoo
  • Patent number: 12230536
    Abstract: Described herein are IC devices include vias deposited in a regular array, e.g., a hexagonal array, and processes for depositing vias in a regular array. The process includes depositing a guiding pattern over a metal grating, depositing a diblock copolymer over the guiding pattern, and causing the diblock copolymer to self-assemble such one polymer forms an array of cylinders over metal portions of the metal grating. The polymer layer can be converted into a hard mask layer, with one hard mask material forming the cylinders, and a different hard mask material surrounding the cylinders. A cylinder can be selectively etched, and a via material deposited in the cylindrical hole to form a via.
    Type: Grant
    Filed: December 22, 2021
    Date of Patent: February 18, 2025
    Assignee: Intel Corporation
    Inventors: Florian Gstrein, Eungnak Han, Manish Chandhok, Gurpreet Singh
  • Patent number: 12230594
    Abstract: A method for interconnecting bond pads of semiconductor dies or devices with corresponding leads in a lead frame with printed conductive interconnects in lieu of bond wires and an apparatus resulting from the above method. More specifically, some examples include printing an insulating foundation path from bond-pads on a semiconductor die to leads of a lead frame to which the semiconductor die is attached. A foundation conductive trace is printed on top of the insulating foundation path from each bond pad on the die to a corresponding lead of the lead frame. Optionally, on top of the conductive trace, a cover insulating cover layer is applied on exposed portions of the conductive interconnects and the foundation insulating layer. Preferably, this can be the same material as foundation layer to fully adhere and blend into a monolithic structure, rather than separate layers. Optionally, a protective layer is then applied on the resulting apparatus.
    Type: Grant
    Filed: December 21, 2021
    Date of Patent: February 18, 2025
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventor: Sreenivasan K. Koduri
  • Patent number: 12230682
    Abstract: An integrated circuit (IC) device includes a conductive region including a first metal on a substrate. An insulating film is on the conductive region. A conductive plug including a second metal passes through the insulating film and extends in a vertical direction. A conductive barrier pattern is between the conductive region and the conductive plug. The conductive barrier pattern has a first surface in contact with the conductive region and a second surface in contact with the conductive plug. A bottom surface and a lower sidewall of the conductive plug are in contact with the conductive barrier pattern, and an upper sidewall of the conductive plug is in contact with the insulating film. The conductive barrier pattern includes a vertical barrier portion between the insulating film and the conductive plug, and the vertical barrier portion has a width tapering along a first direction away from the conductive region.
    Type: Grant
    Filed: February 15, 2022
    Date of Patent: February 18, 2025
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Yoontae Hwang, Geunwoo Kim, Wandon Kim, Hyunbae Lee
  • Patent number: 12224276
    Abstract: A semiconductor package includes a first die, a first heat conduction block and a first encapsulant. The first die has a bottom surface, a top surface and a sidewall between the bottom surface and the top surface. The first heat conduction block has a bottom surface, a top surface and a sidewall between the bottom surface and the top surface. The first encapsulant is disposed between the sidewall of the first die and the sidewall of the first heat conduction block.
    Type: Grant
    Filed: June 10, 2022
    Date of Patent: February 11, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chen-Hua Yu, Chun-Hui Yu, Kuo-Chung Yee, Liang-Ju Yen
  • Patent number: 12224257
    Abstract: A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes an integrated circuit (IC) component, an insulating layer laterally encapsulating the IC component, a redistribution structure disposed on the insulating layer and the IC component, and a warpage control portion coupling to a back side of the IC component opposite to the redistribution structure. The redistribution structure is electrically connected to the IC component. The warpage control portion includes a substrate, a patterned dielectric layer disposed between the substrate and the IC component, and a metal pattern embedded in the patterned dielectric layer and electrically isolated from the IC component.
    Type: Grant
    Filed: July 3, 2022
    Date of Patent: February 11, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Ming-Fa Chen, Hsien-Wei Chen, Jie Chen
  • Patent number: 12224265
    Abstract: A stacking structure including a first die, a second die stacked on the first die, and a third die and a fourth die disposed on the second die. The first die has a first metallization structure, and the first metallization structure includes first through die vias. The second die has a second metallization structure, and second metallization structure includes second through die vias. The first through die vias are bonded with the second through die vias, and sizes of the first through die vias are different from sizes of the second through die vias. The third and fourth dies are disposed side-by-side and are bonded with the second through die vias.
    Type: Grant
    Filed: July 1, 2022
    Date of Patent: February 11, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Ming-Fa Chen, Sung-Feng Yeh, Tzuan-Horng Liu, Chao-Wen Shih
  • Patent number: 12224247
    Abstract: A fan-out package having a main die and a dummy die side-by-side is provided. A molding material is formed along sidewalls of the main die and the dummy die, and a redistribution layer having a plurality of vias and conductive lines is positioned over the main die and the dummy die, where the plurality of vias and the conductive lines are electrically connected to connectors of the main die.
    Type: Grant
    Filed: March 26, 2024
    Date of Patent: February 11, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Yan-Fu Lin, Chen-Hua Yu, Meng-Tsan Lee, Wei-Cheng Wu, Hsien-Wei Chen
  • Patent number: 12224206
    Abstract: A conductive structure includes: a conductive pillar and at least one embedded block arranged in the conductive pillar, a coefficient of thermal expansion of the embedded block being less than that of the conductive pillar. When the conductive pillar is heated and expanded, an extrusion effect of the conductive pillar on a structure adjacent to the conductive pillar can be reduced, thereby improving the performance of the semiconductor structure.
    Type: Grant
    Filed: November 26, 2021
    Date of Patent: February 11, 2025
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventor: Ping-Heng Wu
  • Patent number: 12218069
    Abstract: An apparatus is provided which comprises: a plurality of first conductive contacts having a first pitch spacing on a substrate surface, a plurality of second conductive contacts having a second pitch spacing on the substrate surface, and a plurality of conductive interconnects disposed within the substrate to couple a first grouping of the plurality of second conductive contacts associated with a first die site with a first grouping of the plurality of second conductive contacts associated with a second die site and to couple a second grouping of the plurality of second conductive contacts associated with the first die site with a second grouping of the plurality of second conductive contacts associated with the second die site, wherein the conductive interconnects to couple the first groupings are present in a layer of the substrate above the conductive interconnects to couple the second groupings. Other embodiments are also disclosed and claimed.
    Type: Grant
    Filed: December 30, 2022
    Date of Patent: February 4, 2025
    Assignee: Intel Corporation
    Inventors: Aleksandar Aleksov, Adel A. Elsherbini, Kristof Darmawikarta, Robert A. May, Sri Ranga Sai Boyapati
  • Patent number: 12218068
    Abstract: A through electrode substrate according to an embodiment of the present disclosure includes a substrate having a first surface, a second surface, and a through-hole that penetrates between the first surface and the second surface and a through electrode disposed inside of the through-hole. The through electrode includes a first portion that closes part of the through-hole adjacent to the first surface and a second portion disposed along the internal surface of the through-hole. The thinnest part of the first portion in a direction perpendicular to the first surface has a thickness of A, the thinnest part of the second portion has a thickness of B, and the diameter of the through-hole on the first surface has a length of C. The relationship A<C<A+B×2 is satisfied.
    Type: Grant
    Filed: April 15, 2020
    Date of Patent: February 4, 2025
    Assignee: DAI NIPPON PRINTING CO., LTD.
    Inventors: Hiroshi Kudo, Miyuki Suzuki, Shohei Yamada
  • Patent number: 12218034
    Abstract: A semiconductor structure includes a base, a conductive pillar at least located in the base, connecting structures and an electrical connection layer. At least one connecting structure is electrically connected to an end of the conductive pillar, the material of the connecting structure is different from that of the conductive pillar, and a total area of an orthographic projection of the connecting structure on the base is less than an area of an orthographic projection of the conductive pillar on the base. The electrical connection layer is electrically connected to an end of the connecting structure distal from the conductive pillar.
    Type: Grant
    Filed: February 10, 2022
    Date of Patent: February 4, 2025
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventor: Ping-Heng Wu
  • Patent number: 12218003
    Abstract: A method is presented forming a fully-aligned via (FAV) and airgaps within a semiconductor device. The method includes forming a plurality of copper (Cu) trenches within an insulating layer, forming a plurality of ILD regions over exposed portions of the insulating layer, selectively removing a first section of the ILD regions in an airgap region, and maintaining a second section of the ILD regions in a non-airgap region. The method further includes forming airgaps in the airgap region and forming a via in the non-airgap region contacting a Cu trench of the plurality of Cu trenches.
    Type: Grant
    Filed: April 25, 2023
    Date of Patent: February 4, 2025
    Assignee: Adeia Semiconductor Solutions LLC
    Inventors: Christopher J. Penny, Benjamin D. Briggs, Huai Huang, Lawrence A. Clevenger, Michael Rizzolo, Hosadurga Shobha
  • Patent number: 12218050
    Abstract: A method for fabricating a semiconductor structure includes depositing a first insulation material over a substrate, wherein the substrate includes an active region. The method further includes etching the first insulation material to define a first recess extending along a first direction at a first level of the first insulation material. The method further includes depositing a second insulation material lining with a sidewall of the first recess. The method further includes depositing a first metal line in the first recess.
    Type: Grant
    Filed: June 22, 2022
    Date of Patent: February 4, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Te-Hsin Chiu, Wei-An Lai, Meng-Hung Shen, Wei-Cheng Lin, Jiann-Tyng Tzeng, Kam-Tou Sio
  • Patent number: 12211699
    Abstract: A method of removing a step height on a gate structure includes providing a substrate. A gate structure is disposed on the substrate. A dielectric layer covers the gate structure and the substrate. Then, a composite material layer is formed to cover the dielectric layer. Later, part of the composite material layer is removed to form a step height disposed directly on the gate structure. Subsequently, a wet etching is performed to remove the step height. After the step height is removed, the dielectric layer is etched to form a first contact hole to expose the gate structure.
    Type: Grant
    Filed: July 4, 2022
    Date of Patent: January 28, 2025
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Yeh-Sheng Lin, Chang-Mao Wang, Chun-Chi Yu, Chung-Yi Chiu
  • Patent number: 12211788
    Abstract: An interconnect structure is provided. The interconnect structure includes a first metal line. The first metal line includes a first conductive material disposed within a first dielectric layer over a substrate and a second conductive material disposed within the first dielectric layer and directly over a top of the first conductive material. The second conductive material is different from the first conductive material. A second dielectric layer is disposed over the first dielectric layer. A first via comprising a third conductive material is disposed within the second dielectric layer and on a top of the second conductive material. The second conductive material and the third conductive material have lower diffusion coefficients than the first conductive material.
    Type: Grant
    Filed: June 23, 2023
    Date of Patent: January 28, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Shin-Yi Yang, Ming-Han Lee, Shau-Lin Shue
  • Patent number: 12211863
    Abstract: A semiconductor package is disclosed. The package includes a package substrate having top and bottom major package substrate surfaces, the top major package surface including a die region. A die having first and second major die surfaces is attached onto the die region. The second major die surface is attached to the die region. The first major die surface includes a sensor region and a cover adhesive region surrounding the sensor region. The package also includes applying a cover adhesive to the cover adhesive region on the first major die surface. A protective cover with first and second major cover surfaces and side surfaces is attached to the die using the cover adhesive. The second major cover surface contacts the cover adhesive. The protective cover covers the sensor region. The protective cover includes a recessed structure on the second major cover surface.
    Type: Grant
    Filed: August 4, 2021
    Date of Patent: January 28, 2025
    Assignee: UTAC Headquarters Pte Ltd.
    Inventors: Il Kwon Shim, Jeffrey Punzalan, Emmanuel Espiritu, Allan Ilagan, Teddy Joaquin Carreon
  • Patent number: 12205912
    Abstract: A semiconductor package structure includes a first semiconductor wafer including a first bonding pad. The semiconductor package structure also includes a second semiconductor wafer including a second bonding pad and a third bonding pad. The second bonding pad and the third bonding pad are bonded to the first bonding pad of the first semiconductor wafer. The semiconductor package structure further includes a first via penetrating through the second semiconductor wafer to physically contact the first bonding pad of the first semiconductor wafer. A portion of the first via is disposed between the second bonding pad and the third bonding pad.
    Type: Grant
    Filed: October 19, 2023
    Date of Patent: January 21, 2025
    Assignee: NANYA TECHNOLOGY CORPORATION
    Inventor: Shing-Yih Shih