Including Solid State Component For Rectifying, Amplifying, Or Switching Without A Potential Barrier Or Surface Barrier (epo) Patents (Class 257/E27.004)
-
Publication number: 20110140068Abstract: According to one embodiment, a resistance-change memory cell array in which a plurality of horizontal electrodes extending horizontally and a plurality of vertical electrodes extending vertically are arranged to configure a cross-point structure includes rectifying insulating films formed in contact with side surfaces of the vertical electrodes in facing regions between the horizontal electrodes and the vertical electrodes, variable resistance films formed in contact with side surfaces of the horizontal electrodes in the facing regions between the horizontal electrodes and the vertical electrodes, and conductive layers formed between the rectifying insulating films and the variable resitstance films.Type: ApplicationFiled: November 8, 2010Publication date: June 16, 2011Inventors: Yoshio OZAWA, Katsuyuki Sekine
-
Patent number: 7955979Abstract: A method for forming a conductive thin film includes depositing a metal oxide thin film on a substrate by an atomic layer deposition (ALD) process. The method further includes at least partially reducing the metal oxide thin film by exposing the metal oxide thin film to a reducing agent, thereby forming a seed layer. In one arrangement, the reducing agent comprises one or more organic compounds that contain at least one functional group selected from the group consisting of —OH, —CHO, and —COOH. In another arrangement, the reducing agent comprises an electric current.Type: GrantFiled: February 28, 2008Date of Patent: June 7, 2011Assignee: ASM International N.V.Inventors: Juhana Kostamo, Pekka J. Soininen, Kai-Erik Elers, Suvi Haukka
-
Publication number: 20110127486Abstract: A phase-change channel transistor includes a first electrode; a second electrode; a memory layer provided between the first and second electrodes; and a third electrode provided for the memory layer with an insulating film interposed therebetween, wherein the memory layer includes at least a first layer formed from a phase-change material which is stable in either an amorphous phase or a crystalline phase at room temperature and a second layer formed from a resistive material, and wherein the resistance value of the second layer is smaller than the resistance value of the first layer in the amorphous phase, but is larger than the resistance value of the first layer in the crystalline phase.Type: ApplicationFiled: February 3, 2011Publication date: June 2, 2011Applicant: SEMICONDUCTOR TECHNOLOGY ACADEMIC RESEARCH CENTERInventors: Sumio Hosaka, Hayato Sone, Masaki Yoshimaru, Takashi Ono, Mayumi Nakasato
-
Publication number: 20110127487Abstract: The invention relates to an electronic device, comprising a field effect transistor and a resistive switch electrically coupled with each other, wherein the resistive switch is configured to be switched between a state of low resistance and a state of high resistance.Type: ApplicationFiled: July 31, 2009Publication date: June 2, 2011Applicant: SONY CORPORATIONInventors: Rene Wirtz, Silvia Rosselli, Gabriele Nelles, Bjoern Luessem
-
Patent number: 7943965Abstract: A multi-bit phase-change memory device includes a semiconductor substrate with a plurality of phase-change patterns sequentially stacked above the semiconductor substrate. Each phase-change pattern crosses another phase change pattern, and each phase change pattern includes a phase-change conductive line formed on a surface thereof. Bipolar transistors are installed between the semiconductor substrate and the lowermost phase-change pattern and also among the phase-change patterns, and the bipolar transistors selectively form electrical connections between the semiconductor substrate and the lowermost phase-change pattern and also among the phase-change patterns. Heating electrodes are aligned between the respective bipolar transistors and phase-change patterns. The semiconductor substrate includes an active area that extends in a direction that is perpendicular to the extension direction of the lowermost phase-change pattern.Type: GrantFiled: December 29, 2008Date of Patent: May 17, 2011Assignee: Hynix Semiconductor Inc.Inventor: Hyoung Joon Kim
-
Patent number: 7935953Abstract: A nonvolatile memory device including a lower electrode, a resistor structure disposed on the lower electrode, a middle electrode disposed on the resistor structure, a diode structure disposed on the middle electrode, and an upper electrode disposed on the diode structure. A nonvolatile memory device wherein the resistor structure includes one resistor and the diode structure includes one diode. An array of nonvolatile memory device as described above. Methods of manufacturing a nonvolatile memory device and an array of nonvolatile memory device.Type: GrantFiled: November 2, 2007Date of Patent: May 3, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Eon Ahn, In-Kyeong Yoo, Young-Soo Joung, Young-Kwan Cha, Myoung-Jae Lee, David Seo, Sun-Ae Seo
-
Publication number: 20110073827Abstract: An apparatus, system, and method are provided for a vertical two-terminal nanotube device configured to capture and generate energy, to store electrical energy, and to integrate these functions with power management circuitry. The vertical nanotube device can include a column disposed in an anodic oxide material extending from a first distal end of the anodic oxide material to a second distal end of the anodic oxide material. Further, the vertical nanotube device can include a first material disposed within the column, a second material disposed within the column, and a third material disposed between the first material and the second material. The first material fills the first distal end of the column and extends to the second distal end of the column along inner walls of the column. The second material fills the first distal end of the column and extends to the second distal end of the column within the first material.Type: ApplicationFiled: August 26, 2010Publication date: March 31, 2011Applicant: UNIVERSITY OF MARYLANDInventors: Gary W. RUBLOFF, Sang Bok LEE, Israel PEREZ, Laurent LECORDIER, Parag BANERJEE
-
Patent number: 7910913Abstract: A phase change memory device includes a switching device and a storage node connected to the switching device. The storage node includes a bottom stack, a phase change layer disposed on the bottom stack and a top stack disposed on the phase change layer. The phase change layer includes a unit for increasing a path of current flowing through the phase change layer and reducing a volume of a phase change memory region. The area of a surface of the unit disposed opposite to the bottom stack is greater than or equal to the area of a surface of the bottom stack in contact with the phase change layer.Type: GrantFiled: December 14, 2007Date of Patent: March 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hyuk-soon Choi, Ji-hyun Hur, Yoon-ho Kang, Hyo-sug Lee, Jai-kwang Shin, Jae-joon Oh
-
Patent number: 7910907Abstract: A method for manufacturing a memory cell device includes forming a bottom electrode comprising a pipe-shaped member, a top, a bottom and sidewalls having thickness in a dimension orthogonal to the axis of the pipe-shaped member, and having a ring-shaped top surface. A disc shaped member is formed on the bottom of the pipe-shaped member having a thickness in a dimension coaxial with the pipe-shaped member that is not dependent on the thickness of the sidewalls of the pipe-shaped member. A layer of phase change material is deposited in contact with the top surface of the pipe-shaped member. A top electrode in contact with the layer of programmable resistive material. An integrated circuit including an array of such memory cells is described.Type: GrantFiled: March 15, 2006Date of Patent: March 22, 2011Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7906368Abstract: An embodiment of the present invention includes a method of forming a nonvolatile phase change memory (PCM) cell. This method includes forming at least one bottom electrode; forming at least one phase change material layer on at least a portion of an upper surface of the bottom electrode; forming at least one heater layer on at least a portion of an upper surface of the phase change material layer; and shaping the heater layer into a tapered shape, such that an upper surface of the heater layer has a cross-sectional width that is longer than a cross-sectional width of a bottom surface of the heater layer contacting the phase change material layer.Type: GrantFiled: June 29, 2007Date of Patent: March 15, 2011Assignee: International Business Machines CorporationInventors: Matthew Breitwisch, Thomas Happ, Eric A. Joseph, Hsiang-Lan Lung, Jan Boris Philipp
-
Patent number: 7888668Abstract: A phase change memory and the method for manufacturing the same are disclosed. The phase change memory includes a word line, a phase change element, a plurality of heating parts, and a plurality of bit lines. The phase change material layer is electrically connected to the word line and the heating parts. Each heating part is electrically connected to a respective bit line.Type: GrantFiled: July 17, 2008Date of Patent: February 15, 2011Assignee: United Microelectronics Corp.Inventors: Chien-Li Kuo, Kuei-Sheng Wu, Yung-Chang Lin
-
Publication number: 20110031468Abstract: According to one embodiment, a nonvolatile memory device includes a substrate, a first electrode, a second electrode, a third electrode, a first memory portion and a second memory portion. The first electrode extends in a first direction and is provided on the substrate. The second electrode extends in a second direction crossing the first direction and is provided on the first electrode. The third electrode extends in a third direction crossing the second direction and is provided on the second electrode. The first memory portion is provided between the first and the second electrodes and has a first oxygen composition ratio and a first layer thickness. The second memory portion is provided between the second and the third electrodes and has at least one of a second oxygen composition ratio different from the first oxygen composition ratio and a second layer thickness different from the first layer thickness.Type: ApplicationFiled: September 20, 2010Publication date: February 10, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Hiroyuki FUKUMIZU, Noriko Bota
-
Publication number: 20110031466Abstract: Disclosed herein is a semiconductor memory device, including: a first electrode formed on a substrate; an ion source layer formed on an upper layer of the first electrode; and a second electrode formed on an upper layer of the ion source layer. Resistance change type memory cells in each of which either a surface of the first electrode or a surface of the ion source layer is oxidized to form a resistance change type memory layer in an interface between the first electrode and the ion source interface are arranged in a array.Type: ApplicationFiled: June 21, 2010Publication date: February 10, 2011Applicant: SONY CORPORATIONInventors: Yoshihisa KAGAWA, Tetsuya MIZUGUCHI, Ichiro FUJIWARA, Akira KOUCHIYAMA, Satoshi SASAKI, Naomi YAMADA
-
Patent number: 7884346Abstract: A nonvolatile memory element comprising: a first electrode 2; a second electrode 6 formed above the first electrode 2; a variable resistance film 4 formed between the first electrode 2 and the second electrode 6, a resistance value of the variable resistance film 4 being increased or decreased by an electric pulse applied between the first and second electrodes 2, 6; and an interlayer dielectric film 3 provided between the first and second electrodes 2, 6, wherein the interlayer dielectric film 3 is provided with an opening extending from a surface thereof to the first electrode 2; the variable resistance film 4 is formed at an inner wall face of the opening; and an interior region of the opening which is defined by the variable resistance film 4 is filled with an embedded insulating film 5.Type: GrantFiled: March 27, 2007Date of Patent: February 8, 2011Assignee: Panasonic CorporationInventors: Takumi Mikawa, Takeshi Takagi
-
Patent number: 7879643Abstract: Memory cells are described along with methods for manufacturing. A memory cell described herein includes a bottom electrode comprising a base portion and a pillar portion on the base portion, the pillar portion having a top surface and a width less than that of the base portion. A memory element is on the top surface of the pillar portion and comprises memory material having at least two solid phases. A top electrode is on the memory element.Type: GrantFiled: January 18, 2008Date of Patent: February 1, 2011Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Publication number: 20110017971Abstract: An integrated circuit device includes a device isolation pattern on a semiconductor substrate to define an active area therein. The active area includes a doped region therein. A conductive pattern extends on the active area and electrically contacts the doped region. The conductive pattern has a lower resistivity than the doped region. The conductive pattern may be disposed in a recessed region having a bottom surface lower than a top surface of the active area. A channel pillar electrically contacts to the doped region and extends therefrom in a direction away from the substrate. A conductive gate electrode is disposed on a sidewall of the channel pillar, and a gate dielectric layer is disposed between the gate electrode and the sidewall of the channel pillar.Type: ApplicationFiled: June 30, 2010Publication date: January 27, 2011Inventors: Kang-Uk Kim, Yongchul Oh, Hui-Jung Kim, Hyun-Woo Chung, Hyun-Gi Kim
-
Patent number: 7855421Abstract: An embedded memory required for a high performance, multifunction SOC, and a method of fabricating the same are provided. The memory includes a bipolar transistor, a phase-change memory device and a MOS transistor, adjacent and electrically connected, on a substrate. The bipolar transistor includes a base composed of SiGe disposed on a collector. The phase-change memory device has a phase-change material layer which is changed from an amorphous state to a crystalline state by a current, and a heating layer composed of SiGe that contacts the lower surface of the phase-change material layer.Type: GrantFiled: December 4, 2006Date of Patent: December 21, 2010Assignee: Electronics and Telecommunications Research InstituteInventors: Seung-Yun Lee, Sangouk Ryu, Sung Min Yoon, Young Sam Park, Kyu-Jeong Choi, Nam-Yeal Lee, Byoung-Gon Yu
-
Patent number: 7851779Abstract: A medium for use in data storage, thermal energy storage and other applications, the medium comprising a functional layer made of different materials. One embodiment provides a data storage medium. The data storage medium comprises a substrate and a data storage layer supported by the substrate. The data storage layer comprises a plurality of regions each capable of representing a digital value. The data storage layer is at least partly made of a first material and a second material different from the first material. The data storage layer comprises a pattern of discrete portions made of the second material lying in a plane defined by the data storage layer. The pattern is configured such that each region representing a digital value contains a portion made of the first material and at least one of the discrete portions made of the second material. Other embodiments provide a thermal energy storage medium and a sensing medium.Type: GrantFiled: August 6, 2007Date of Patent: December 14, 2010Assignee: Agency for Science, Technology and ResearchInventors: Tow Chong Chong, Zengbo Wang, Luping Shi
-
Patent number: 7834341Abstract: Methods for fabricating highly compact PCM memory devices are described herein. The methods may include forming a bipolar junction transistor (BJT) structure on a substrate including creating a base of the BJT structure on the substrate and creating an emitter of the BJT structure on top of the base opposite of the substrate. A heating element may then be constructed on the emitter of the BJT structure, wherein the heating element includes a material to generate heat when provided with an electrical current from the emitter. A phase change material (PCM) cell may then be built on the heating element opposite of the BJT structure.Type: GrantFiled: February 1, 2008Date of Patent: November 16, 2010Assignee: Marvell World Trade Ltd.Inventors: Albert Wu, Chien-Chuan Wei
-
Patent number: 7834337Abstract: A phase-change memory device including a memory cell having a memory element and a select transistor is improved in heat resistance so that it may be operable at 145° C. or higher. The memory layer is used which has a content of Zn or Cd of 20 at % or more and 50 at % or less, a content of Ge or Sb of 5 at % or more and 25 at % or less, and a content of Te of 40 at % or more and 65 at % or less in Zn-Ge-Te.Type: GrantFiled: December 20, 2004Date of Patent: November 16, 2010Assignee: Renesas Electronics CorporationInventors: Norikatsu Takaura, Motoyasu Terao, Hideyuki Matsuoka, Kenzo Kurotsuchi
-
Patent number: 7811879Abstract: Techniques for forming a memory cell. An aspect of the invention includes forming FET gate stacks and sacrificial cell gate stacks over the substrate. Spacer layers are then formed around the FET gate stacks and around the sacrificial cell gate stacks. The sacrificial cell gate stacks are then removed such that the spacer layers around the sacrificial cell gate stacks are still intact. BJT cell stacks are then formed in the space between the spacer layers where the sacrificial cell gate stacks were formed and removed, the BJT cell stacks including an emitter layer. A phase change layer above the emitter contacts and an electrode above the phase change layer are then formed.Type: GrantFiled: May 16, 2008Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Chung Hon Lam, Bipin Rajendran
-
Patent number: 7808046Abstract: The electrostatic protection device includes a semiconductor substrate having a well formed therein. At least two sets of transistor fingers, for example the NMOS type, are spaced apart from each other. Each set of the MOS fingers includes multiple gates arranged in parallel to each other in one direction, and sources and drains alternately arranged at both sides of the gates in the semiconductor substrate. A well pickup surrounding every set of the transistor fingers and extending between any two set of the fingers is formed. Metal wires are connected to at least two portions of each of the drains and are also connected to an input/output pad to which Electrostatic Discharge (ESD) excessive current is introduced.Type: GrantFiled: June 7, 2006Date of Patent: October 5, 2010Assignee: Hynix Semiconductor Inc.Inventors: Yoon Sung Lee, Kook Whee Kwak
-
Patent number: 7803682Abstract: A semiconductor memory device includes a plurality of memory transistors. Each of the memory transistors has: a floating gate electrode; an interelectrode insulating film; and a control gate electrode. The floating gate electrode includes, in a cross section taken along a bit line direction, a first conductive film, first sidewall insulating films opposed to each other across the first conductive film, and a second conductive film provided on the first sidewall insulating films and the first conductive film. The interelectrode insulating film is provided on the second conductive film. The control gate electrode includes a third conductive film provided on the interelectrode insulating film and a fourth conductive film provided on the third conductive film.Type: GrantFiled: August 21, 2007Date of Patent: September 28, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Katsuaki Natori, Masayuki Tanaka, Akihito Yamamoto
-
Publication number: 20100237321Abstract: A semiconductor memory device includes the first transistor having first and second source/drain diffusion regions positioned below a second bit line to sandwich the first word line therebetween, and the second source/drain diffusion region positioned between the first and second word lines and connected to a first bit line, a second transistor having second and third source/drain diffusion regions positioned below the second bit line to sandwich the second word line therebetween, a first resistive memory element formed below the second bit line above the first source/drain diffusion region, and having terminals connected to the second bit line and the first source/drain diffusion region, and a second resistive memory element formed below the second bit line above the third source/drain diffusion region, and having terminals connected to the second bit line and the third source/drain diffusion region.Type: ApplicationFiled: June 3, 2010Publication date: September 23, 2010Inventor: Tsuneo Inaba
-
Patent number: 7795607Abstract: An apparatus comprising a substrate, an electrode coupled to the substrate, a modifiable layer coupled to the electrode, and a current focusing layer coupled to the modifiable layer. The current focusing layer comprises a conductive region and an insulating region. A method comprising forming a modifiable layer on an electrode and forming a current focusing layer on the modifiable layer.Type: GrantFiled: September 29, 2006Date of Patent: September 14, 2010Assignee: Intel CorporationInventors: Kyu S. Min, Nathan R Franklin
-
Patent number: 7791141Abstract: Provides a field-enhanced programmable resistance memory cell. In an example embodiment, a resistor includes a resistance structure between a first electrode and a second electrode. The resistance structure includes an insulating dielectric material. The second electrode includes a protrusion extending into the resistance structure. The insulating dielectric material includes a material in which a confined conductive region with a programmable resistance is formable via a conditioning signal.Type: GrantFiled: July 7, 2005Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Gerhard Ingmar Meijer, Chung Hon Lam, Hon-Sum Phillip Wong
-
Patent number: 7791057Abstract: Memory cells are described along with methods for manufacturing. A memory cell as described herein includes a bottom electrode comprising a base portion and a pillar portion on the base portion, the pillar portion having a width less than that of the base portion. A dielectric surrounds the bottom electrode and has a top surface. A memory element is overlying the bottom electrode and includes a recess portion extending from the top surface of the dielectric to contact the pillar portion of the bottom electrode, wherein the recess portion of the memory element has a width substantially equal to the width of the pillar portion of the bottom electrode. A top electrode is on the memory element.Type: GrantFiled: April 22, 2008Date of Patent: September 7, 2010Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Chung Hon Lam, Min Yang, Alejandro G. Schrott
-
Patent number: 7786460Abstract: A phase change memory device comprises a photolithographically formed phase change memory cell having first and second electrodes and a phase change element positioned between and electrically coupling the opposed contact elements of the electrodes to one another. The phase change element has a width, a length and a thickness. The length, the thickness and the width are less than a minimum photolithographic feature size of the process used to form the phase change memory cell. The size of the photoresist masks used in forming the memory cell may be reduced so that the length and the width of the phase change element are each less than the minimum photolithographic feature size.Type: GrantFiled: January 9, 2007Date of Patent: August 31, 2010Assignee: Macronix International Co., Ltd.Inventors: Hsiang Lan Lung, Shih-Hung Chen
-
Publication number: 20100213432Abstract: A method for forming a phase change memory device is disclosed. A substrate with a bottom electrode thereon is provided. A heating electrode and a dielectric layer are formed on the bottom electrode, wherein the heating electrode is surrounded by the dielectric layer. The heating electrode is etched to form recess in the dielectric layer. A phase change material is deposited on the dielectric layer, filling into the recess. The phase change material is polished to remove a portion of the phase change material exceeding the surface of the dielectric layer and a phase change layer is formed confined in the recess of the dielectric layer. A top electrode is formed on the phase change layer and the dielectric layer.Type: ApplicationFiled: May 19, 2009Publication date: August 26, 2010Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Jen-Chi Chuang, Ming-Jeng Huang, Chien-Min Lee, Jia-Yo Lin, Min-Chih Wang
-
Patent number: 7763886Abstract: Provided are a doped phase change material and a phase change memory device including the phase change material. The phase change material, which may be doped with Se, has a higher crystallization temperature than a Ge2Sb2Te5 (GST) material. The phase change material may be InXSbYTeZSe100?(X+Y+Z). The index X of indium (In) is in the range of 25 wt %?X?60 wt %. The index Y of antimony (Sb) is in the range of 1 wt %?Y?17 wt %. The index Z of tellurium (Te) is in the range of 0 wt %<Z?75 wt %.Type: GrantFiled: October 31, 2007Date of Patent: July 27, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-ho Khang, Daniel Wamwangi, Matthias Wuttig, Ki-joon Kim, Dong-seok Suh
-
Patent number: 7745231Abstract: A phase change memory cell and methods of fabricating the same are presented. The memory cell includes a variable resistance region and a top and bottom electrode. The shapes of the variable resistance region and the top electrode are configured to evenly distribute a current with a generally hemispherical current density distribution around the first electrode.Type: GrantFiled: April 17, 2007Date of Patent: June 29, 2010Assignee: Micron Technology, Inc.Inventors: Jun Liu, Mike Violette
-
Patent number: 7728320Abstract: A phase change memory (PCM) device includes a substrate, bottom electrodes disposed in the substrate, a first dielectric layer disposed on the substrate, second dielectric layers, third dielectric layers, cup-shaped thermal electrodes, top electrodes, and PC material spacers. In the PCM device, each cup-shaped thermal electrode contacts with each bottom electrode. Second and third dielectric layers are disposed over the substrate in different directions, wherein each of the second and third dielectric layers covers a portion of the area surrounded by each cup-shaped thermal electrode, and the third dielectric layers overlay the second dielectric layers. The top electrodes are disposed on the third dielectric layers, wherein a plurality of stacked structure composed of the third dielectric layers and the top electrodes are formed thereon.Type: GrantFiled: August 11, 2006Date of Patent: June 1, 2010Assignee: Industrial Technology Research InstituteInventor: Wei-Su Chen
-
Patent number: 7723723Abstract: A memory allowing reduction of a memory cell size is obtained. This memory comprises a first conductive type first impurity region formed on the main surface of a semiconductor substrate for functioning as a first electrode of a diode included in a memory cell and a word line, a plurality of second conductive type second impurity regions formed on the surface of the first impurity region at a prescribed interval, each functioning as a second electrode of the diode, a bit line formed on the semiconductor substrate and connected to the second impurity regions and a wire provided above the bit line and connected to the first impurity region every prescribed interval.Type: GrantFiled: June 23, 2006Date of Patent: May 25, 2010Assignee: Sanyo Electric Co., Ltd.Inventor: Kouichi Yamada
-
Patent number: 7723794Abstract: A load driving device includes a drive control signal generation circuit generating a load drive control signal and a semiconductor buffer circuit generating an output signal in response to the load drive control signal. The buffer circuit has a pair of gate driven switching elements which are connected to each other in push-pull configuration and driven at their gate terminals by the load drive control signal. The buffer circuit has an output terminal which is connected to a connection point between ends of controlled electrodes of the gate driven switching elements, and a power source terminal and a ground connection terminal respectively connected to the remaining ends of the other controlled electrodes of the gate driven switching elements. A ground connection side element of a pair of gate driven switching elements has a set of MOS transistors which are connected across the connection point and the ground connection terminal.Type: GrantFiled: September 7, 2006Date of Patent: May 25, 2010Assignee: Oki Semiconductor Co., Ltd.Inventors: Toshikazu Kuroda, Hirokazu Hayashi, Yasuhiro Fukuda
-
Publication number: 20100115181Abstract: A memory device may include a volatile memory and a non-volatile memory which are arranged to be accessed via a common bus. The memory device may include a controller that is arranged as an interface between the common bus and the volatile and non-volatile computer memories, the controller to transmit read/write commands from the common bus to either the volatile memory or the non-volatile memory.Type: ApplicationFiled: November 4, 2008Publication date: May 6, 2010Applicant: Sony Ericsson Mobile Communications ABInventor: Magnus Tillgren
-
Patent number: 7709289Abstract: A memory element having a resistance variable material and methods for forming the same are provided. The method includes forming a plurality of first electrodes over a substrate and forming a blanket material stack over the first electrodes. The stack includes a plurality of layers, at least one layer of the stack includes a resistance variable material. The method also includes forming a first conductive layer on the stack and etching the conductive layer and at least one of the layers of the stack to form a first pattern of material stacks. The etched first conductive layer forming a plurality of second electrodes with a portion of the resistance variable material located between each of the first and second electrodes.Type: GrantFiled: April 22, 2005Date of Patent: May 4, 2010Assignee: Micron Technology, Inc.Inventors: Jon Daley, Joseph F. Brooks
-
Patent number: 7700430Abstract: A phase changeable random access memory (PRAM) and methods for manufacturing the same. An example unit cell of a non-volatile memory, such as a PRAM, includes a MOS transistor, connected to an address line and a data line, where the MOS transistor receives a voltage from the data line. The unit cell further includes a phase change material for changing phase depending on heat generated by the voltage and a top electrode, connected to a substantially ground voltage.Type: GrantFiled: September 25, 2007Date of Patent: April 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-Guil Yang, Hong-Sik Jeong, Young-Nam Hwang
-
Patent number: 7687795Abstract: A phase change memory device includes a semiconductor substrate having a plurality of phase change cell regions. A bottom electrode is formed in each phase change cell region of the semiconductor substrate. An insulation layer is formed on the semiconductor substrate to cover the bottom electrode, and the insulation layer includes a contact hole exposing the bottom electrode. A contact plug is formed within the contact hole. A stacked pattern comprising a phase change layer and a top electrode is formed over the insulation layer. In the phase change memory device a buffer layer is interposed between the insulation layer and the phase change layer to reinforce the adhesion force between them. The buffer layer prevents the phase change material from peeling off due to an inconstant adhesion force between the phase change material and the insulation layer.Type: GrantFiled: April 17, 2008Date of Patent: March 30, 2010Assignees: Hynix Semiconductor Inc., Seoul National University R&DB FoundationInventors: Nam Kyun Park, Hae Chan Park, Cheol Seong Hwang, Byung Joon Choi
-
Patent number: 7683360Abstract: A memory cell structure includes a substrate having a bottom electrode at least partially disposed within the substrate; a pad disposed at least partially over the substrate; a phase change element having a chalcogenide material, disposed at least partially over the substrate and adjacent to the pad, the phase change element being adjacent and operatively coupled to the bottom electrode; and a top electrode operatively coupled to the phase change element. Moreover, the pad is formed by a method including depositing a first material layer over the substrate, etching the first material layer to form a pad strip and to expose the bottom electrode, and etching the pad strip to from the pad.Type: GrantFiled: March 17, 2006Date of Patent: March 23, 2010Assignee: Macronix International Co., Ltd.Inventors: Yi-Chou Chen, Hsiang-Lan Lung, Ruichen Liu
-
Patent number: 7663911Abstract: Nanotube-based switching elements and logic circuits. Under one embodiment of the invention, a switching element includes an input node, an output node, a nanotube channel element having at least one electrically conductive nanotube, and a control electrode. The control electrode is disposed in relation to the nanotube channel element to controllably form an electrically conductive channel between the input node and the output node. The channel at least includes said nanotube channel element. The output node is constructed and arranged so that channel formation is substantially unaffected by the electrical state of the output node.Type: GrantFiled: October 30, 2007Date of Patent: February 16, 2010Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Thomas Rueckes, Brent M. Segal
-
Patent number: 7655497Abstract: A method for growth of an alloy for use in a nanostructure, to provide a resulting nanostructure compound including at least one of GexTey, InxSby, InxSey, SbxTey, GaxSby, GexSby,Tez, InxSbyTez, GaxSeyTez, SnxSbyTez, InxSbyGez, GewSnxSbyTez, GewSbxSeyTez, and TewGexSbySz, where w, x, y and z are numbers consistent with oxidization states (2, 3, 4, 5, 6) of the corresponding elements. The melt temperatures for some of the resulting compounds are in a range 330-420° C., or even lower with some compounds.Type: GrantFiled: August 25, 2006Date of Patent: February 2, 2010Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventors: Bin Yu, Xuhui Sun, Meyya Meyyappan
-
Patent number: 7649191Abstract: A carbon containing layer may be formed between a pair of chalcogenide containing layers of a phase change memory. When the lower chalcogenide layer allows current to pass, a filament may be formed therein. The filament then localizes the electrical heating of the carbon containing layer, converting a relatively localized region to a lower conductivity region. This region then causes the localization of heating and current flow through the upper phase change material layer. In some embodiments, less phase change material may be required to change phase to form a phase change memory, reducing the current requirements of the resulting phase change memory.Type: GrantFiled: September 7, 2007Date of Patent: January 19, 2010Assignee: Intel CorporationInventors: Wolodymyr Czubatyj, Sergey Kostylev, Tyler A. Lowrey, Guy C. Wicker
-
Patent number: 7649769Abstract: Circuit arrays having cells with combinations of transistors and nanotube switches. Under one embodiment, cells are arranged as pairs with the nanotube switching elements of the pair being cross coupled so that the set electrode of one nanotube switching element is coupled to the release electrode of the other and the release electrode of the one nanotube switching element being coupled to the set electrode of the other. The nanotube articles are coupled to the reference line, and the source of one field effect transistor of a pair is coupled to the set electrode to one of the two nanotube switching elements and the source of the other field effect transistor of the pair is coupled to the release electrode to the one of the two nanotube switching elements.Type: GrantFiled: November 27, 2007Date of Patent: January 19, 2010Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Thomas Rueckes, Brent M. Segal, Frank Guo
-
Publication number: 20100006816Abstract: A phase change memory may include self-aligned polysilicon vertical bipolar junction transistors used as select devices. The bipolar junction transistors may be formed with double shallow trench isolation. For example, the emitters of each bipolar transistor may be defined by a first set of parallel trenches in one direction and a second set of parallel trenches in the opposite direction. In some embodiments, the formation of parasitic PNP transistors between adjacent emitters may be avoided.Type: ApplicationFiled: July 11, 2008Publication date: January 14, 2010Inventors: Michele Magistretti, Fabio Pellizzer, Augusto Benvenuti, Marcello Mariani
-
Patent number: 7642539Abstract: A memory device comprising a first electrode having a top side, a second electrode having a top side and an insulating member between the first electrode and the second electrode. The insulating member has a thickness between the first and second electrodes near the top side of the first electrode and the top side of the second electrode extends outwardly from the top sides of the first and second electrodes defining a wall of insulating material having top side. A bridge of memory material crosses the insulating member over the top of the wall, and defines an inter-electrode path between the first and second electrodes across the insulating member. An array of such memory cells is provided. The bridge comprises an active layer of memory material on the top side of the wall, having at least two solid phases and a layer of thermal insulating material overlying the memory material having thermal conductivity less than a thermal conductivity of the first and second electrodes.Type: GrantFiled: June 20, 2006Date of Patent: January 5, 2010Assignee: Macronix International Co., Ltd.Inventor: Hsiang Lan Lung
-
Publication number: 20090315011Abstract: Nanotube device structures and methods of fabrication. A method of making a nanotube switching element includes forming a first structure having at a first output electrode; forming second structure having a second output electrode; forming a conductive article having at least one nanotube, the article having first and second ends; positioning the conductive article between said first and second structures such that the first structure clamps the first and second ends of the article to the second structure, and such that the first and second output electrodes are opposite each other with the article positioned therebetween; providing at least one signal electrode in electrical communication with the conductive article; and providing at least one control electrode in spaced relation to the conductive article such that the control electrode may control the conductive article to form a conductive pathway between the signal electrode and the first output electrode.Type: ApplicationFiled: August 26, 2009Publication date: December 24, 2009Inventors: Claude L. BERTIN, Thomas RUECKES, Brent M. SEGAL
-
Publication number: 20090309089Abstract: An integrated circuit including vertically oriented diode structures between conductors and methods of fabricating the same are provided. Two-terminal devices such as passive element memory cells can include a diode steering element in series with an antifuse and/or other state change element. The devices are formed using pillar structures at the intersections of upper and lower sets of conductors. The height of the pillar structures are reduced by forming part of the diode for each pillar in a rail stack with one of the conductors. A diode in one embodiment can include a first diode component of a first conductivity type and a second diode component of a second conductivity type. A portion of one of the diode components is divided into first and second portions with one on the portions being formed in the rail stack where it is shared with other diodes formed using pillars at the rail stack.Type: ApplicationFiled: June 13, 2008Publication date: December 17, 2009Inventors: Kang-Jay Hsia, Christopher J. Petti, Calvin K. Li
-
Patent number: 7625766Abstract: A step wall is formed over a substrate. Catalytic material of different composition than the step wall is provided proximate thereto. A carbon nanotube is grown from the catalytic material along the step wall generally parallel to the substrate. A method of fabricating integrated circuitry includes forming a step wall over a semiconductor substrate. Catalytic material is provided proximate the step wall. An elevationally outer surface of the catalytic material is masked with a masking material. The catalytic material and the masking material are patterned to form an exposed end sidewall of the catalytic material proximate the step wall, with remaining of the elevationally outer surface of the catalytic material being masked. A carbon nanotube is grown from the exposed end sidewall of the catalytic material along the step wall generally parallel to the semiconductor substrate. The carbon nanotube is incorporated into a circuit component of an integrated circuit.Type: GrantFiled: June 2, 2006Date of Patent: December 1, 2009Assignee: Micron Technology, Inc.Inventor: Gurtej S. Sandhu
-
Patent number: 7622753Abstract: A component formed in a substrate of a first conductivity type, having two inputs and two outputs and: a first diode having its anode connected to a first input and having its cathode connected to a first output; a second diode having its anode connected to a second output and having its cathode connected to the first input; a one-way switch having its anode connected to the first output, its cathode being connected to the second output; and a third diode having its anode connected to the second output, its cathode being connected to the first output; the first, second, and third diodes being formed in a first portion of the substrate separated by a wall of the second conductivity type from a second substrate portion comprising the switch.Type: GrantFiled: August 30, 2006Date of Patent: November 24, 2009Assignee: STMicroelectronics S.A.Inventors: Samuel Menard, Benjamin Cheron, Arnaud Edet
-
Patent number: 7622307Abstract: A semiconductor device includes at least one phase-change pattern disposed on a semiconductor substrate. A planarized capping layer, a planarized protecting layer, and a planarized insulating layer are sequentially stacked to surround sidewalls of the at least one phase-change pattern. An interconnection layer pattern is disposed on the planarized capping layer, the planarized protecting layer, and the planarized insulating layer. The interconnection layer pattern is in contact with the phase-change pattern.Type: GrantFiled: July 19, 2005Date of Patent: November 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyun Park, Jae-Hee Oh, Won-Cheol Jeong