Source-coupled Logic (e.g., Current Mode Logic (cml), Differential Current Switch Logic (dcsl), Etc.) Patents (Class 326/115)
-
Patent number: 8653856Abstract: A buffer is provided. The buffer includes a first switch and a second switch coupled in series at a first output node, a third switch and a fourth switch coupled in series at a second output node, a first current source and a second current source. The first current source is coupled with one side to the first switch and the third switch and with another side to a first supply voltage, the second current source is coupled with one side to the second switch and the fourth switch and with a second side to a second supply voltage. The first current source is configured to adjust an output swing in a first operation mode and in a second operation. The second current source is configured to adjust a common mode voltage level of the output signal in the first operation mode and to provide maximum series resistance in the second operation mode.Type: GrantFiled: September 16, 2011Date of Patent: February 18, 2014Assignees: Texas Instruments Incorporated, Texas Instruments Deutschland GmbHInventors: Oliver Piepenstock, Andreas Bock, Bhavesh G. Bhakta
-
Patent number: 8643340Abstract: An integrated circuit (IC) having an internal power supply voltage step down circuit provides efficiency while requiring a minimum of external terminals. In a first operating mode, a storage capacitor is charged from the power supply return of a group of circuits, while the group of circuits is powered from an input power supply voltage provided to the IC. In a second operating mode, the group of circuits is powered from the storage capacitor. The step-down circuit provides for halving the input power supply voltage, but multiple storage capacitors and additional operating modes can be provided for voltage division by greater factors. A sensing circuit can be employed to sense the voltage across the storage capacitor(s) and in response, select the operating mode, providing hysteretic control of the voltage supplied to the group of circuits.Type: GrantFiled: September 29, 2009Date of Patent: February 4, 2014Assignee: Cirrus Logic, Inc.Inventor: Gautham Devendra Kamath
-
Patent number: 8581628Abstract: A transmitter comprises a protection circuit; a first termination resistor having a first end coupled to a first voltage source, and a second end coupled to the protection circuit; a second termination resistor having a first end coupled to the first voltage source, and a second end coupled to the protection circuit, wherein the second end of the first termination resistor and the second end of the second termination resistor form a differential output pair; a current switch coupled to the protection circuit; a current source coupled to the current switch; and a pre-driver circuit coupled to the current switch, for controlling the current switch, making the differential output pair generate an output current. Wherein, the pre-driver circuit receives a second voltage source, and the first voltage source is higher than the second voltage source.Type: GrantFiled: March 29, 2011Date of Patent: November 12, 2013Assignee: MStar Semiconductor, Inc.Inventors: Chun-Wen Yeh, Hsian-Feng Liu
-
Publication number: 20130207690Abstract: A field effect transistor current mode differential logic circuit comprising load transistors for converting the current output of each differential leg current to voltage output, and means for configuring the bulk of each differential leg's load transistor to be connected to the drain of the load transistor for use the logic circuit in Subthreshold Source Coupled Logic (STSCL) mode, and means for configuring the bulk of each leg load transistor to be connected to a voltage or to source of the same transistor for use in MOS current more logic (MCML) operation.Type: ApplicationFiled: October 20, 2011Publication date: August 15, 2013Applicant: Aalto University FoundationInventors: Matthew Turnquist, Lauri Koskinen, Jani Mäkipää, Erkka Laulainen
-
Patent number: 8466712Abstract: Embodiments of the present disclosure provide an integrated circuit, comprising a first feed forward equalizing (FFE) circuit configured to operate based on receipt of a first common mode voltage; a second FFE circuit coupled to the first FFE circuit, the second FFE circuit configured to operate based on receipt of a second common mode voltage that is different than the first common mode voltage; and a decision circuit coupled to both the first FFE circuit and the second FFE circuit, the decision circuit configured to selectively provide the first common mode voltage to the first FFE circuit or the second common mode voltage to the second FFE circuit.Type: GrantFiled: January 10, 2011Date of Patent: June 18, 2013Assignee: Marvell Israel (M.I.S.L) Ltd.Inventors: Shimon Avitan, Liav Ben Artsi
-
Patent number: 8436658Abstract: A method and apparatus are provided that allow exploitation of the common mode characteristics of a differential transmission network to provide an additional data signal. Signal represents either a binary signal or a multi-valued signal to allow signaling of one or more bits of information. The signaling occurs through the variation of the common mode voltage in transmitters and is detected using differential receiver. One embodiment is presented that achieves signaling of an extended run length data sequence to allow continued transmitter/receiver synchronization throughout the transmission of the sequence. In an alternate embodiment, a separate data path is provided to signal the extended run length sequence when a common mode signaling path is not available.Type: GrantFiled: April 2, 2008Date of Patent: May 7, 2013Assignee: Xilinx, Inc.Inventor: William C. Black
-
Patent number: 8378714Abstract: A high voltage tolerant transceiver operating at a low voltage is provided, including two input/output pads to receive a receive signal and transmit a transmit signal; a transmitter block to transmit the transmit signal; a receiver block to receive the receive signal and provide an amplified signal; at least one of the transmitter block and the receiver block further comprising at least two NMOS transistors having their gate coupled to a low power supply to receive the low voltage, their substrate coupled to ground, and their source coupled to the input/output pad. Also provided is a circuit to isolate the output of a transmitter from high voltages, including a first transistor and a second transistor. Also provided is a substrate isolating circuit, including a first transistor, a second transistor, and a third transistor so that the substrate voltage is isolated from a high voltage in the pads.Type: GrantFiled: July 1, 2010Date of Patent: February 19, 2013Assignee: Integrated Device Technology, Inc.Inventors: Xu Liang, Lei Kai, Bi Han
-
Patent number: 8324939Abstract: A differential logic circuit includes: a differential logic unit which receives a plurality of logic signals, performs a logic operation, and outputs a result of the logic operation from a pair of differential signal output terminals thereof; and a current source circuit which supplies current to the differential logic unit and which controls a magnitude of the current. The differential logic circuit further includes: a load circuit connected to the differential signal output terminals; and a load control circuit which is connected to the load circuit and controls a load of the load circuit such that a direct-current output voltage of the pair of differential signal output terminals is constant.Type: GrantFiled: January 26, 2011Date of Patent: December 4, 2012Assignee: Renesas Electronics CorporationInventor: Jianqin Wang
-
Patent number: 8301093Abstract: A receiver circuit which can suppress a voltage amplitude appearing on a transmission line. The receiver circuit, coupled to a first and a second transmission lines which transmit information by using currents, includes a first and a second current sources, a first and a second conversion sections which convert currents which flow respectively therein to voltages, a first transistor whose source is coupled to the first current source and to the first transmission line, and whose drain is coupled to the first conversion section, and a second transistor whose source is coupled to the second current source and to the second transmission line, and whose drain is coupled to the second conversion section. The gate and the drain of the first transistor are respectively coupled to the drain and the gate of the second transistor.Type: GrantFiled: February 26, 2008Date of Patent: October 30, 2012Assignee: Panasonic CorporationInventor: Takefumi Yoshikawa
-
Patent number: 8228093Abstract: A driver supplies data signal via a supply node. A voltage-relaxing transistor has a source connected to the supply node of the driver, a drain connected to a signal node connected to a signal line, and a gate to which the voltage at the signal node is applied.Type: GrantFiled: December 9, 2010Date of Patent: July 24, 2012Assignee: Panasonic CorporationInventors: Tomoko Chiba, Hirokazu Sugimoto, Toru Iwata
-
Patent number: 8220947Abstract: A first current source supplies a tail current It to a plurality of differential pairs. A pre-driver outputs gate signals to the gates of transistors of the corresponding differential pair. A pre-driver is configured to switch the state between the enable state and the disable state. In the enable state, the pre-driver outputs the gate signals that correspond to the differential signals. In the disable state, the pre-driver outputs the gate signals having levels which instruct the transistors of the corresponding differential pair to switch off.Type: GrantFiled: October 14, 2009Date of Patent: July 17, 2012Assignee: Advantest CorporationInventors: Yasuyuki Arai, Shoji Kojima
-
Patent number: 8164361Abstract: A quadrature output high-frequency RF divide-by-two circuit includes a pair of differential complementary logic latches. The latches are interconnected to form a toggle flip-flop. Each latch includes a tracking cell and a locking cell. In a first embodiment, the locking cell includes two complementary logic inverters and two transmission gates. When the locking cell is locked, the two gates are enabled such that the locked (i.e., latched) signal passes through both transmission gates and both inverters. In one advantageous aspect, the tracking cell only involves two transmission gates. Due to the circuit topology, the first embodiment is operable from a low supply voltage at a high operating frequency while consuming a low amount of supply current. In a second and third embodiment, the tracking cell involves a pair of inverters. The sources of the transistors of the inverters are, however, coupled together thereby resulting in performance advantages over conventional circuits.Type: GrantFiled: December 8, 2009Date of Patent: April 24, 2012Assignee: Qualcomm IncorporatedInventors: Babak Soltanian, Jafar Savoj
-
Patent number: 8159270Abstract: Disclosed herein are circuitry and methods for transmitting data across a parallel bus using both high common mode and low common mode signaling. The transmitter stages are configured to work with two of three possible power supply voltages: a high Vddq voltage, a low Vssq voltage, and an intermediate Vx voltage. In one embodiment, the odd numbered transmitter stages, that drive the odd numbered outputs to the bus, use the Vddq and Vx supplies, such that the odd numbered outputs comprise high common mode signals. The even numbered transmitter stages, that drive the even numbered outputs to the bus, use the Vx and Vssq supplies, such that the even numbered outputs comprise low common mode signals. With the transmitter and power supplies so configured, no one of the three power supplies must source or sink current to or from more than half of the transmitters at any given time, which reduces power supply loading and minimizes switching noise.Type: GrantFiled: October 28, 2008Date of Patent: April 17, 2012Assignee: Micron Technology, Inc.Inventor: Timothy M. Hollis
-
Patent number: 8138793Abstract: An integrated circuit includes a CML swing reference voltage generating unit, a CML bias control voltage generating unit and a CML buffering unit. The CML swing reference voltage generating unit determines a level of a CML swing reference voltage in response to a frequency setting code and a CML bias control voltage. The CML bias control voltage generating unit compares the level of the CML swing reference voltage with a level of a CML target reference voltage and determines a level of the CML bias control voltage based on the comparison result. The CML buffering unit generates a CML output signal swinging in a CML region by buffering an input signal and determines a swing level of the CML output signal on the basis of the level of the CML swing reference voltage in response to the frequency setting code and the CML bias control voltage.Type: GrantFiled: December 29, 2010Date of Patent: March 20, 2012Assignee: Hynix SemiconductorInventor: Kwan-Dong Kim
-
Patent number: 8098084Abstract: A transmission apparatus for differential communication includes a driver bridge circuit and a pair of noise protection circuits. The driver bridge circuit includes four output devices that are independently connected between each of a pair of transmission lines and a power line or a ground line. Each noise protection circuit is provided to a corresponding transmission lines. Each noise protection circuit includes a ground potential detector and an impedance controller. The ground potential detector detects a potential of the corresponding transmission line with respect to the ground line. The impedance controller causes an impedance of the corresponding transmission line with respect to the ground line to become equal to an impedance of the other transmission line with respect to the ground line, when the detected potential becomes outside a predetermined potential range.Type: GrantFiled: October 12, 2010Date of Patent: January 17, 2012Assignees: Nippon Soken, Inc., Denso CorporationInventors: Youichirou Suzuki, Noboru Maeda, Shigeki Takahashi, Takahisa Koyasu, Kazuyoshi Nagase, Tomohisa Kishigami
-
Patent number: 8072242Abstract: Embodiments provide input/output devices having programmable logic that is programmable to operate input/output devices in one of two drive modes. In various embodiments, to operate an input/output device in a first drive mode, logic circuitry is programmable to couple a reference voltage to a gate of a transistor element of an output driver. In various embodiments, to operate an input/output device in a second drive mode, the logic circuitry is programmable to couple a bias voltage to the gate of the transistor element of the output driver. In various embodiments, the logic circuitry may also be programmable to couple one of a plurality of data inputs to the output driver to operate an input/output device in either a single-ended mode or a differential mode.Type: GrantFiled: December 18, 2009Date of Patent: December 6, 2011Assignee: Meta SystemsInventor: Jean Barbier
-
Patent number: 8035420Abstract: A semiconductor device includes a plurality of CML buffering units configured to buffer, in parallel, a plurality of serially applied data signals to CML levels in a sequence responding to multi-phase source clocks; and a CMOS amplification block configured to amplify a plurality of buffered data signals, sequentially outputted from the plurality of CML buffering units, to CMOS levels in response to the multi-phase source clocks, and output amplified data signals in parallel at the same timing.Type: GrantFiled: February 12, 2010Date of Patent: October 11, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sang-Yeon Byeon
-
Patent number: 8030961Abstract: A semiconductor integrated circuit includes a control signal generating circuit which is configured to set, at least at a time of a first state, first and fifth control signals at a first voltage level, and second, third and fourth control signals at a second voltage level, and to set, at a time of a second state, the first to fourth control signals at the first voltage level, and the fifth control signal at an arbitrary voltage level.Type: GrantFiled: September 3, 2010Date of Patent: October 4, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Katsuki Matsudera
-
Patent number: 8022728Abstract: A common-mode voltage controller for adjusting common-mode voltages between a first buffer and a second buffer at a subsequent stage or a preceding stage of the first buffer in a signal transmission circuit, comprising: a first reference voltage generation unit for generating a common-mode voltage corresponding to the first buffer; a second reference voltage generation unit for generating a common-mode voltage corresponding to the second buffer at the subsequent stage or the preceding stage; and a control signal generation unit for generating a control signal for controlling a common-mode voltage of the first buffer according to a difference voltage between an output of the first reference voltage generation unit and an output of the second reference voltage generation unit, and giving the control signal to the first buffer and first reference voltage generation unit.Type: GrantFiled: March 17, 2008Date of Patent: September 20, 2011Assignee: Fujitsu LimitedInventors: Kouichi Kanda, Satoshi Matsubara
-
Patent number: 7994825Abstract: In an output circuit having a de-emphasis for use in high-speed serial transmission, a circuit for suppressing a fluctuation of a common mode potential which occurs in output amplitude is provided. A positive pole and a negative pole of an output circuit in a serial transmission device for differential transmission having de-emphasis are connected to the respective outputs of a differential circuit that differentially receives outputs of a detector device for a pattern of data to be transmitted, and a detector device for an inverted pattern of the data to be transmitted. When a specific pattern of data to be transmitted and its reverted pattern appear, a current of the output circuit is compensated by the connected differential circuit, thereby enabling a common mode noise to be prevented.Type: GrantFiled: July 27, 2010Date of Patent: August 9, 2011Assignee: Hitachi, Ltd.Inventors: Yuji Ushio, Takashi Muto
-
Patent number: 7990296Abstract: Techniques are provided to serialize and delay parallel input data signals and are particularly useful for low power applications. In one example, a device includes a plurality of data input ports adapted to receive N parallel single-ended input data signals, and a clock input port adapted to receive a clock signal substantially synchronized with the parallel single-ended input data signals. The device also includes a cell adapted to serialize the parallel single-ended input data signals to provide N/2 first serial differential output data signals in response to the clock signal, delay the parallel single-ended input data signals, and serialize the delayed parallel single-ended input data signals to provide N/2 delayed second serial differential output data signals in response to the clock signal. The delayed second serial differential output data signals are delayed relative to the first serial differential output data signals. The device also includes a plurality of output ports.Type: GrantFiled: March 10, 2010Date of Patent: August 2, 2011Assignee: SMSC Holdings S.a.r.l.Inventors: Heng Wang, Hongming An, CongQing Xiong
-
Publication number: 20110181320Abstract: A differential logic circuit includes: a differential logic unit which receives a plurality of logic signals, performs a logic operation, and outputs a result of the logic operation from a pair of differential signal output terminals thereof; and a current source circuit which supplies current to the differential logic unit and which controls a magnitude of the current. The differential logic circuit further includes: a load circuit connected to the differential signal output terminals; and a load control circuit which is connected to the load circuit and controls a load of the load circuit such that a direct-current output voltage of the pair of differential signal output terminals is constant.Type: ApplicationFiled: January 26, 2011Publication date: July 28, 2011Applicant: Renesas Electronics CorporationInventor: Jianqin Wang
-
Publication number: 20110156754Abstract: A semiconductor device includes a plurality of CML buffering units configured to buffer, in parallel, a plurality of serially applied data signals to CML levels in a sequence responding to multi-phase source clocks; and a CMOS amplification block configured to amplify a plurality of buffered data signals, sequentially outputted from the plurality of CML buffering units, to CMOS levels in response to the multi-phase source clocks, and output amplified data signals in parallel at the same timing.Type: ApplicationFiled: February 12, 2010Publication date: June 30, 2011Inventor: Sang-Yeon BYEON
-
Patent number: 7969189Abstract: System and method for a clock driver. An input taking circuit is used for receiving small-signal logic inputs. A voltage follower circuit is coupled to the input taking circuit and used to generate a set of voltage follower outputs. An output circuit is coupled to the voltage follower circuit to receive the set of voltage follower outputs as inputs and generate output signals. The voltage follower circuit is coupled to a switching circuit, that is connected to the set of voltage follower outputs and is deployed for reducing the phase noise level of the output signals.Type: GrantFiled: November 24, 2009Date of Patent: June 28, 2011Assignee: Linear Technology CorporationInventor: Joseph Gerard Petrofsky
-
Patent number: 7952388Abstract: A semiconductor device includes a swing level shifting unit configured to use a first power supply voltage as a power supply voltage, receive a CML clock swinging around a first voltage level, and shift a swing reference voltage level of the CML clock to a second voltage level lower than the first voltage level, and a CML clock transfer buffering unit configured to use a second power supply voltage as a power supply voltage and buffer the CML clock, which is transferred from the swing level shifting unit and swings around the second voltage level.Type: GrantFiled: December 29, 2009Date of Patent: May 31, 2011Assignee: Hynix Semiconductor Inc.Inventors: Taek-Sang Song, Dae-Han Kwon, Jun-Woo Lee
-
Publication number: 20110121860Abstract: A semiconductor device includes a swing level shifting unit configured to use a first power supply voltage as a power supply voltage, receive a CML clock swinging around a first voltage level, and shift a swing reference voltage level of the CML clock to a second voltage level lower than the first voltage level, and a CML clock transfer buffering unit configured to use a second power supply voltage as a power supply voltage and buffer the CML clock, which is transferred from the swing level shifting unit and swings around the second voltage level.Type: ApplicationFiled: December 29, 2009Publication date: May 26, 2011Inventors: Taek-Sang SONG, Dae-Han Kwon, Jun-Woo Lee
-
Patent number: 7940075Abstract: Disclosed is a differential pre-emphasis driver. The driver includes a first current source supplying a first current, a second current source supplying a second current greater than the first current, a first select circuit for selectively connecting the first current source to a first output terminal or a second output terminal, and a second select circuit for selectively connecting the second current source to the first output terminal or the second output terminal. The first and second select circuits pre-emphasize a transmission signal by selectively combining the first output terminal, the second output terminal, the first current source and the second current source.Type: GrantFiled: November 9, 2009Date of Patent: May 10, 2011Assignee: Dongbu Hitek Co., Ltd.Inventors: Duk Hyo Lee, Byung Tak Jang
-
Patent number: 7924056Abstract: A low voltage differential signalling driver is provided in which a first output node and a second output node provide a differential signal. First differential steering switch circuitry is switched in dependence on a differential input signal to selectively connect the first output node to a voltage supply via a current source, while second differential steering circuitry is switched in dependence on an inverse version of the differential input signal to connect the second output node to the voltage supply via the current source. Slew control circuitry is provided, configured to establish a current discharge path for the current source during the polarity transition of the differential input signal, thus maintaining a symmetric slew rate of the output signals at the first output node and second output node.Type: GrantFiled: May 26, 2009Date of Patent: April 12, 2011Assignee: ARM LimitedInventors: Nidhir Kumar, Sandeep Dwivedi, Tippana Hari Babu
-
Patent number: 7919985Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic with inductive broadbanding fabricated in conventional CMOS process technology. Optimum balance between power consumption and speed for each circuit application is achieved by combining high speed C3MOS logic with inductive broadbanding/C3MOS logic with low power conventional CMOS logic. The combined C3MOS logic with inductive broadbanding/C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.Type: GrantFiled: February 10, 2009Date of Patent: April 5, 2011Assignee: Broadcom CorporationInventor: Michael M. Green
-
Patent number: 7893719Abstract: A digital data transmitting device is disclosed having differential signaling circuitry, a current source controller and a pair of transistor-implemented current sources is disclosed. The current source controller generates a current source control signal based on a detected mode of operation of the differential signaling circuitry. The pair of transistor-implemented current sources selectively generate source currents to adjust the output voltage levels as the differential output terminals in response to the current source control signal. The digital data transmitting device may also include a current bulk biasing circuit that generates a current source bulk biasing signal such that when the differential signaling circuitry is in one mode of operation, the current source bulk biasing signal retards currents leakage across the pair of transistor-implemented current sources.Type: GrantFiled: December 6, 2007Date of Patent: February 22, 2011Assignee: ATI Technologies, ULCInventors: Chihou Lee, Junho Cho
-
Patent number: 7872503Abstract: It is disclosed a combinatorial logic circuit comprising a first logic block (B1) coupled to a supply terminal (VDD) via a first resistor means (RI) and via a second resistor means (R2) for receiving respective first and second supply currents (111, 112). The circuit further comprises a second logic block (B2) coupled to the supply terminal (VDD) via the first resistor means (R1) and via the second resistor means (R2) for receiving respective third and fourth supply currents (122, 121). A first output terminal (Q?) coupled to the first block (B1) and to the first resistor means (R1). A second output terminal (Q+) coupled to the second logic block (B2) and to the second resistor means (R2). A first current source (I0) coupled to at least one of the first output terminal (Q?) and/or second output terminal (Q+) for providing a first supply current (I1) through the first resistor means (R1), which is substantially equal to a second supply current (I2) through the second resistor means (R2).Type: GrantFiled: July 18, 2005Date of Patent: January 18, 2011Assignee: ST-Ericsson SAInventors: Mihai Adrian Tiberiu Sanduleanu, Eduard Stikvoort
-
Patent number: 7847591Abstract: The present invention provides a low jitter CMOS to CML converter, including: a differential circuit including differential pair transistors, a pair of loads and a biased transistor, each differential transistor of the differential pair transistors having an input terminal, an output terminal and a connection terminal. With the current compensation device, an additional current path may be provided for the current of the biased transistor which is used as a constant current source when the differential transistors are turned off, so that the peak tail current in the biased transistor current may be eliminated. Thus, the problem caused by the tail current that the common mode output voltages of the converter is unstable and has a high jitter may be solved.Type: GrantFiled: February 23, 2009Date of Patent: December 7, 2010Assignee: Semiconductor Manufacturing (Shanghai) CorporationInventors: Qianyu Yu, Josh Chiachi Yang, Hao Liu
-
Patent number: 7821288Abstract: A circuit protecting apparatus is provided. The circuit protecting apparatus comprises a selecting module, a routing module, a processing module, and a controlling module. The selecting module selects for each of a plurality of a minimum-sized routing region a routing pattern from a plurality of predetermined routing patterns, and generates an input signal. The routing module then generates the routing comprising the selected routing patterns on a to-be-protected region to form a circuit protecting layer. The routing receives the input signal and outputs an output signal. The processing module decodes the output signal into a restored signal a compares the restored signal with the input signal to generate a comparison result, according to which the controlling module selectively fails a chip.Type: GrantFiled: June 10, 2009Date of Patent: October 26, 2010Assignee: Mstar Semiconductor, Inc.Inventors: Chen-Hsing Lo, Chien-Pang Lu
-
Patent number: 7821300Abstract: A system includes a first CML buffer configured to receive a first bias signal and a first CML signal of a first CML logic family. The first CML buffer produces a second CML signal of the first CML logic family based on the first CML signal and the first bias signal. A first coupling capacitor module couples to the first CML buffer. The first coupling capacitor module receives the second CML signal and produces a third CML signal based on the second CML signal. A second CML buffer couples to the coupling capacitor module and receives a second bias signal and the third CML signal, producing a fourth CML signal of a second CML logic family. A feedback module couples to the second CML buffer and receives the fourth CML signal producing a fifth CML signal. The second CML buffer is produces the fourth CML signal based on the second bias signal, the third CML signal, and the fifth CML signal.Type: GrantFiled: December 3, 2008Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Dan P. Bernard, John C. Schiff, Glen A. Wiedemeier
-
Patent number: 7821297Abstract: A low power output driver includes one of a regulated reduced voltage source that receives a supply voltage and outputs a regulated reduced voltage that is a lower voltage than the supply voltage. The driver also includes a first driver input that receives a first logic signal, a second driver input that receives a second logic signal, a first driver output that outputs a first output signal and a second driver output that outputs a second output signal. The driver includes first, second, third and fourth n-type metal oxide semiconductor (NMOS) that are cross-connected between the reduced voltage and the first and second driver outputs or a constant voltage internal ground. When the second input is high, the second NMOS and the third NMOS are gated on, the second driver output is raised to the reduced voltage and the first driver output is pulled down to the constant voltage ground.Type: GrantFiled: October 31, 2007Date of Patent: October 26, 2010Assignee: Integrated Device Technology, Inc.Inventors: Tacettin Isik, Louis F. Poitras, Daniel M. Clementi
-
Patent number: 7812643Abstract: A method and current mode logic (CML) multiplexer circuit for implementing load balancing, and a design structure on which the subject circuit resides are provided. CML multiplexer circuit includes first and second differential transistor pairs receiving a first differential input signal and a second differential input signal. The respective transistors of the first and second differential transistor pairs are connected to respective differential signal first and second outputs. CML multiplexer circuit includes load balancing third and fourth differential transistor pairs receiving the first differential input signal and the second differential input signal. The respective transistors of the load balancing third and fourth differential transistor pairs are connected to the opposite differential signal outputs as the first and second differential transistor pairs and the select devices are turned off, matching the source impedance of the unselected first or second differential transistor pair.Type: GrantFiled: February 5, 2009Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Shashikala Govindu, Carl Christopher Hanke, III, Samuel Taylor Ray
-
Patent number: 7808281Abstract: A differential CML driver includes an output stage, a control circuit and a reference circuit. The output stage includes a first loading component, a second loading component, a bias component, a first metal-oxide-semiconductor (MOS) transistor and a second MOS transistor. The control circuit is coupled to the output stage and is for receiving a reference bias voltage, a first input signal and a second input signal to make one of the first and the second MOS transistor enter a cut-off region and the other of the first and the second MOS transistor enter a saturation region. The reference circuit is coupled to the output stage and the control circuit, and is for generating a common-mode voltage according to first and second output voltages of the output stage, and outputting the reference bias voltage to the control circuit according to the common-mode voltage.Type: GrantFiled: December 7, 2009Date of Patent: October 5, 2010Assignee: Himax Technologies LimitedInventor: Hui-Fang Hsiao
-
Patent number: 7808269Abstract: A semiconductor integrated circuit includes a control signal generating circuit which is configured to set, at least at a time of a first state, first and fifth control signals at a first voltage level, and second, third and fourth control signals at a second voltage level, and to set, at a time of a second state, the first to fourth control signals at the first voltage level, and the fifth control signal at an arbitrary voltage level.Type: GrantFiled: June 26, 2008Date of Patent: October 5, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Katsuki Matsudera
-
Publication number: 20100244899Abstract: Electronic circuitry and techniques are disclosed for controlling one or more timing parameters associated with a circuit that converts a signal of a first type to a signal of a second type. For example, the converter circuit may convert a differential digital logic signal, such as a current mode logic (CML) signal, to a complementary metal oxide semiconductor (CMOS) signal. For example, apparatus for converting a first type of signal to a second type of signal comprises the following circuitry. First circuitry is configured for generating a first pair of CMOS signals in response to a differential digital logic signal, the first pair of CMOS signals comprising a first CMOS signal having a first polarity and a second CMOS signal having a second polarity.Type: ApplicationFiled: March 30, 2009Publication date: September 30, 2010Inventors: Anamul Hoque, Cameron C. Rabe
-
Publication number: 20100225355Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.Type: ApplicationFiled: May 21, 2010Publication date: September 9, 2010Applicant: BROADCOM CORPORATIONInventor: Armond Hairapetian
-
Publication number: 20100194437Abstract: A method and current mode logic (CML) multiplexer circuit for implementing load balancing, and a design structure on which the subject circuit resides are provided. CML multiplexer circuit includes first and second differential transistor pairs receiving a first differential input signal and a second differential input signal. The respective transistors of the first and second differential transistor pairs are connected to respective differential signal first and second outputs. CML multiplexer circuit includes load balancing third and fourth differential transistor pairs receiving the first differential input signal and the second differential input signal. The respective transistors of the load balancing third and fourth differential transistor pairs are connected to the opposite differential signal outputs as the first and second differential transistor pairs and the select devices are turned off, matching the source impedance of the unselected first or second differential transistor pair.Type: ApplicationFiled: February 5, 2009Publication date: August 5, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shashikala Govindu, Carl Christopher Hanke, III, Samuel Taylor Ray
-
Patent number: 7768307Abstract: A current mode logic (CML)-complementary metal oxide semiconductor (CMOS) converter prevents change of a duty ratio to stably operate during an operation for converting a CML level signal into a CMOS level signal. The CML-CMOS converter includes a reference level shifting unit configured to receive a CML signal swinging about a first reference level to shift a swing reference level to a second reference level; and an amplifying unit configured to amplify an output signal of the reference level shifting unit to output the amplified signal as a CMOS signal.Type: GrantFiled: December 26, 2007Date of Patent: August 3, 2010Assignee: Hynix Semiconductor Inc.Inventors: Kyung-Hoon Kim, Dae-Han Kwon
-
Patent number: 7768306Abstract: A low to high voltage conversion output driver. The low to high voltage conversion output driver has an output coupled to a first fixed voltage via a load device and comprises a current source, a low voltage transistor, and a high voltage transistor. The current source has one end coupled to a second fixed voltage. The low voltage transistor has a first terminal coupled to the other end of the current source, a second terminal receiving a low voltage data signal, and a third terminal. The high voltage transistor has a first terminal coupled to the third terminal of the low voltage transistor, a second terminal coupled to a bias source, and a third terminal coupled to the output.Type: GrantFiled: September 20, 2006Date of Patent: August 3, 2010Assignee: Mediatek Inc.Inventor: Pao-Cheng Chiu
-
Patent number: 7759992Abstract: A clock distribution circuit according to an exemplary aspect of the present invention comprises a drive power boost signal generator which generates and outputs a drive power boost signal, and a CML circuit which outputs a first signal combined by a second signal when the drive power boost signal indicates active state and outputs the first signal when the drive power boost signal indicates an inactive state.Type: GrantFiled: March 28, 2007Date of Patent: July 20, 2010Assignee: NEC CorporationInventor: Hiroshi Ibuka
-
Patent number: 7755395Abstract: An inverter circuit for generating an output signal at an output node obtained by inverting an input signal level at an input node includes a common-source MOS transistor having a gate node connected to the input node, a source connected to a predetermined voltage and a substrate gate, a load resistor connected in series with the MOS transistor, and a resistor connected between the gate node and the substrate gate of the MOS transistor.Type: GrantFiled: June 26, 2009Date of Patent: July 13, 2010Assignee: Ricoh Company, Ltd.Inventors: Kohji Yoshii, Yasutaka Shimizu
-
Publication number: 20100156465Abstract: Embodiments of the present invention provide a current mode logic circuit, comprising first and second differential switching stages, each stage arranged being arranged to receive a plurality of clock signals, such that the first and second differential switching stages respond to a combination of the plurality of clock signals.Type: ApplicationFiled: December 23, 2008Publication date: June 24, 2010Applicant: JENNIC LTD.Inventor: Kim LI
-
Publication number: 20100156466Abstract: A power saving clock-gating method and a power saving clock-gating circuit for implementing power savings in High Speed Serializer-deserializer (HSS) cores, and a design structure on which the subject circuit resides are provided. The power saving clock-gating circuit includes a clock gate signal used to initiate the starting and stopping of the C2 clocks. The clock gate signal is applied to a first latch of plurality of current-mode logic latches in a clock gate aligner block, which provides clock gate aligned signal to synchronously start a C2 clock generator. A power savings logic circuit generates a power down signal to turn off the plurality of current-mode latches and predefined clock buffers after the C2 clocks have been started, and then responsive to a changed state of the clock gate signal to turn on the predefined clock buffers and the plurality of current-mode logic latches to begin another synchronous start operation.Type: ApplicationFiled: December 22, 2008Publication date: June 24, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: David A. Freitas
-
Patent number: 7741875Abstract: A low amplitude differential output circuit includes a pre-buffer circuit configured to output a main buffer drive signal of a-first drive signal and a second drive signal which are complimentary signals, as a differential signal; and a main buffer circuit connected with the pre-buffer circuit to output a differential output signal in response to the main buffer drive signal. Each of the first drive signal and the second drive signal has an amplitude between a first voltage and a second voltage, and the first drive signal and the second drive signal take a same voltage between the first voltage and a middle voltage between the first voltage and the second voltage.Type: GrantFiled: February 28, 2006Date of Patent: June 22, 2010Assignee: NEC Electronics CorporationInventor: Seiichi Watarai
-
Patent number: 7737729Abstract: A method and circuit of a biased input buffer is described to maximize the quality in the output signals. The input buffer includes a first stage for receiving differential input signals and generating differential internal signals as biased in response to an averaging of the differential internal signals. The input buffer further includes a second stage coupled to the differential internal signals and configured to generate differential output signals. A memory device includes a memory array with the respective input buffer. Differential input signals are received and differential internal signals are generated as biased in response to an averaging of the differential internal signals. Differential output signals are generated in a second stage from the differential internal signals.Type: GrantFiled: September 16, 2008Date of Patent: June 15, 2010Assignee: Micron Technology, Inc.Inventor: Dragos Dimitriu
-
Patent number: RE43160Abstract: A high-speed differential signaling logic gate includes a 1st input transistor, 2nd input transistor, complimentary transistor, current source, a 1st load, and a 2nd load. The 1st input transistor is operably coupled to receive a 1st input logic signal, which may be one phase of a first differential input signal. The 2nd input transistor is coupled in parallel with the 1st input transistor and is further coupled to receive a 2nd input logic signal, which may be one phase of a 2nd differential input signal. The complimentary transistor is operably coupled to the sources of the 1st and 2nd input transistors and to receive a complimentary input signal, which mimics the other phase of the 1st differential logic signal and the 2nd differential logic signal. The current source sinks a fixed current from the 1st and 2nd input transistors and the complimentary transistor. The 1st load is operably coupled to the drains of the 1st and 2nd input transistors to provide a 1st phase of a differential logic output.Type: GrantFiled: February 5, 2008Date of Patent: February 7, 2012Assignee: Broadcom CorporationInventor: Tsung-Hsien Lin