With Clocking Patents (Class 326/28)
-
Patent number: 10630224Abstract: A motor control device includes: a driving unit that supplies a driving voltage to a motor so as to rotate the motor in a predetermined direction and in a direction opposite to the predetermined direction; a voltage detection unit that detects a voltage of a circuit including the driving unit; and a control unit that has the driving unit execute a voltage drop control that lowers a voltage of the circuit by supplying the driving voltage to the motor and stopping the supply of the driving voltage in a predetermined manner, in a case in which a voltage that is equal to or higher than a threshold voltage is detected by the voltage detection unit in a state in which the motor is not being driven.Type: GrantFiled: March 9, 2017Date of Patent: April 21, 2020Assignee: DENSO CORPORATIONInventor: Yohei Natsume
-
Patent number: 10185381Abstract: A method, circuit, and information handling system detect an assertion of a low side gate driver signal of a low side gate driver coupled to a low side gate of a low side selectively conductive device, to obtain a reference voltage value, to detect a local high side positive supply voltage at a high side positive supply voltage terminal of a high side selectively conductive device, to compare the local high side positive supply voltage to the reference voltage value to provide an indication of a cross-conduction detection, and to provide a warning of the cross-conduction detection before occurrence of a failure of a selectively conductive device selected from a group consisting of the low side selectively conductive device and the high side selectively conductive device.Type: GrantFiled: June 10, 2016Date of Patent: January 22, 2019Assignee: Dell Products, LPInventors: Feng-Yu (Wickman) Wu, Terence Rodrigues
-
Patent number: 9838011Abstract: An integrated circuit chip includes at least one driver circuit of single-ended structure and the first drive circuit, the first drive circuit and the at least one driver circuit of single-ended structure have the same structure, the first drive circuit includes a plurality of parallel-connected PMOS tubes and a plurality of parallel-connected NMOS tubes, the plurality of parallel-connected PMOS tubes connect the plurality of parallel-connected NMOS tube in series at a first node. After impedance calibration has been conducted, the chip confines a first impedance calibration code and a second impedance calibration code, and controls the at least one driver according to the first impedance calibration code and the second impedance calibration code; the first reference voltage is preferably configured to ¾ times of the supply voltage VDD, and the second reference voltage is preferably configured to ¼ times of the supply voltage VDD.Type: GrantFiled: April 1, 2014Date of Patent: December 5, 2017Assignee: Capital Microelectronics Co., Ltd.Inventor: Rifeng Mai
-
Patent number: 9806698Abstract: In summary, a level shift circuit, comprising an input in low voltage domain and an output in a high voltage domain, a first and second gating device coupled to said input, a first and second error sensing devices coupled to a said first and second gating devices, respectively, a logic block configured to monitor a state of said output and to control of said first and second gating devices, and wherein said first and second error sensing devices are coupled to a memory device configured to store said state of said output.Type: GrantFiled: December 13, 2016Date of Patent: October 31, 2017Assignee: Dialog Semiconductor (UK) LimitedInventor: Zakaria Mengad
-
Patent number: 9542587Abstract: The present invention relates to a chip design and discloses a fingerprint information detection circuit.Type: GrantFiled: April 29, 2014Date of Patent: January 10, 2017Assignee: Silead, Inc.Inventors: Taiyi Cheng, Xianggui Zhao
-
Patent number: 9520878Abstract: An integrated circuit may include a first logic region having a first bidirectional driver circuit and a second logic region having a logic circuit and a second bidirectional circuit. The first bidirectional driver circuit may be coupled to the second bidirectional driver circuit via a conductive path. The second bidirectional circuit may receive a dynamic control signal from the logic circuit to selectively transmit a signal to the first bidirectional driver circuit based on the dynamic control signal. The first logic region further includes an additional logic circuit. The additional logic circuit may provide an additional dynamic control signal to the first bidirectional driver circuit to selectively transmit an additional signal to the second bidirectional driver circuit over the conductive path. To prevent current contention, only one bidirectional driver circuit may be activated to drive the conductive path at a given time.Type: GrantFiled: October 30, 2014Date of Patent: December 13, 2016Assignee: Altera CorporationInventors: Sean Woei Voon, Aron Joseph Roth
-
Patent number: 9030228Abstract: An intelligent current drive is disclosed that couples an active current source to a bus line to increase the rate of pull-up and decouples the active current source from the bus line prior to reaching the desired pull-up voltage.Type: GrantFiled: December 3, 2013Date of Patent: May 12, 2015Assignee: Atmel CorporationInventor: Lloyd Clark
-
Patent number: 8933724Abstract: An integrated circuit (IC) is described. The IC includes a clock distribution network for distributing a clock signal. The IC includes a first sequential circuit having a clock input to receive the clock signal to generate an output. The output of the first sequential circuit is coupled to an input of a first logic group comprising combinatorial logic circuitry. The IC also includes first circuitry to compare logic states of the input and the output and to inhibit the clock signal from propagating to the clock input if the logic states are the same. The IC also includes a second sequential circuit having a second clock input to receive the clock signal to generate a second output. The second output of the second sequential circuit is coupled to an input of a second logic group comprising combinatorial logic circuitry.Type: GrantFiled: October 16, 2012Date of Patent: January 13, 2015Assignee: Intel CorporationInventor: John W. Cressman
-
Patent number: 8878569Abstract: A detector circuit is disclosed that detects bus signal conditions. To detect a START condition, asynchronous sequential logic detects a first bus signal transition (e.g., from high to low) and a second bus signal (e.g., a high signal). The outputs of the asynchronous sequential logic are combined to produce a START signal that can be latched, so that the START signal can be used to wake up a system or for other purposes. To detect a STOP condition, asynchronous sequential logic is set by a transition (e.g., low to high) of the first bus signal and a second bus signal (e.g., a high signal), producing a STOP signal that can be used to reset the asynchronous sequential logic and the latch.Type: GrantFiled: April 23, 2013Date of Patent: November 4, 2014Assignee: Atmel CorporationInventor: Ian Fullerton
-
Patent number: 8749268Abstract: An inverter-type high speed driver circuit having a first inverter branch and a second inverter branch wherein each of the inverter branches comprising a parallel circuit of a serial connection of a first impedance tuning unit and a respective first clocking transistor and a serial connection of a second impedance tuning unit and a respective second clocking transistor. The impedance tuning units are configured to adapt the conductivity of the respective inverter branch to set the output impedance of the driver circuit and each of the impedance tuning units is controlled in accordance with a data stream.Type: GrantFiled: November 29, 2012Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: Christian I. Menolfi, Thomas H. Toifl
-
Patent number: 8664972Abstract: Each of a plurality of memories includes a terminating resistor for preventing signal reflection, and a memory control circuit includes an ODT control circuit for driving the terminating resistor of each memory, and a selector for selecting, from memories except for a memory to be accessed, at least one memory for which driving of the terminating resistor is to be suppressed, in accordance with the memory to be accessed.Type: GrantFiled: November 10, 2011Date of Patent: March 4, 2014Assignee: Canon Kabushiki KaishaInventors: Kohei Murayama, Takeshi Suzuki
-
Patent number: 8619492Abstract: An on-die termination (ODT) circuit of a memory device comprising: a memory device having a memory core having a memory cell array; a data input/output pin connected to the memory core through a data buffer; and an on-die termination (ODT) circuit, comprising: a termination circuit configured to provide a termination impedance at the input/output data pin, the termination circuit having a switching device that selectively connects a termination impedance to the input/output data pin based on the presence of an asynchronous control signal (ACS), wherein the ACS is generated based on the presence of a memory WRITE command.Type: GrantFiled: November 2, 2010Date of Patent: December 31, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Jin Jeon
-
Patent number: 8587338Abstract: Aspects of the disclosure provide a clock gate circuit for generating a clock signal. The clock gate circuit includes a multiplexer and a logic module coupled to the multiplexer. The multiplexer is configured to receive a first logic signal at a first data input, a second logic signal at a second data input, and a reference clock signal at a selector input, and to output the clock signal having a logic state selected from one of the first logic signal or the second logic signal based on transitions of the reference clock signal. The logic module includes at least one of an XNOR and an XOR module and is configured to provide an output signal that is responsive to performing at least one of an XNOR and an XOR operation of the output of the multiplexer and an enable signal that enables or disables the clock gate circuit to generate the clock signal.Type: GrantFiled: July 12, 2011Date of Patent: November 19, 2013Assignee: Marvell Israel (M.I.S.L) Ltd.Inventor: Eitan Rosen
-
Patent number: 8575964Abstract: Localized logic regions of a circuit include a local comparator electrically connected to a local resistive voltage circuit, to a local resistive ground circuit, and to a local register structure. The local comparator supplies a clock pulse to the local register structures when the local reference voltage is below a local voltage threshold. Activity in the local combinatorial logic structure causes the local reference voltage to drop below the local reference voltage independently of changes in the global reference voltage causing the comparator to output the clock pulse (with sufficient delay to allow the logic results to be stored in the registers only after setup times have been met in the local logic devices). This eliminates the need for a clock distribution tree, thereby saving power when there is no activity in the local combinatorial logic structure.Type: GrantFiled: March 22, 2012Date of Patent: November 5, 2013Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvie, John Sargis, Jr., Sebastian T. Ventrone, Charles S. Woodruff
-
Patent number: 8497701Abstract: The present invention relates to an integrated electronic circuit including elements enabling to implement a logic function and means for attenuating the sensitivity of said elements to external disturbances, said attenuation means being disconnectable during phases of intentional modification of the state of said elements.Type: GrantFiled: November 18, 2011Date of Patent: July 30, 2013Assignee: STMicroelectronics (Crolles 2) SASInventors: Sylvain Clerc, Gilles Gasiot, Maximilien Glorieux
-
Patent number: 8456200Abstract: Provided is a gate signal line driving circuit including: 2n clock signal lines where 2n-phase clock signals are input in the normal order of the sequence in normal-directional scanning and in the inverse order of the sequence in inverse-directional scanning, respectively; and a plurality of basic circuits, each being connected with the 2n clock signal lines and outputting a gate signal from an output terminal, in which each of the basic circuits includes a high-voltage applying switching circuit where one clock signal line is connected to an input side and applies a voltage applied to the clock signal line to the output terminal and an off-signal applying switching circuit that applies an off-voltage to a switch of the high-voltage applying switching circuit, and a clock signal line where a clock signal having an inverse phase is connected to a switch of the off-signal applying switching circuit.Type: GrantFiled: October 5, 2011Date of Patent: June 4, 2013Assignees: Hitachi Displays, Ltd., Panasonic Liquid Crystal Display Co., Ltd.Inventors: Hideo Sato, Masahiro Maki, Hiroyuki Abe
-
Patent number: 8436641Abstract: Various embodiments of an on-die termination (ODT) signal generating circuit are disclosed. In one exemplary embodiment, the ODT signal generating circuit includes a latency unit and an ODT control signal generating unit. The latency unit is configured to receive a clock signal and an ODT signal. The latency unit is configured to delay the ODT signal by a predetermined time to generate a first ODT signal. The latency unit is also configured to delay the ODT signal by less than the predetermined time to generate a second ODT signal. The ODT control signal generating unit is configured to provide either one of the first and second ODT signals as an ODT control signal in response to a control signal.Type: GrantFiled: December 14, 2010Date of Patent: May 7, 2013Assignee: SK Hynix Inc.Inventor: Choung Ki Song
-
Patent number: 8415970Abstract: Aspects of the disclosure provide a method for reducing crosstalk effects. The method includes tracking data for output onto at least a first transmission line and a second transmission line, determining a combined pattern in a first signal and a second signal to be respectively transmitted by the first transmission line and the second transmission line, and setting a delay to transmit at least one of the first signal and the second signal as a function of the combined pattern.Type: GrantFiled: February 2, 2012Date of Patent: April 9, 2013Assignee: Marvell Israel (M.I.S.L.) Ltd.Inventor: Reuven Ecker
-
Patent number: 8406080Abstract: A semiconductor memory device using system clock with a high frequency can maintain a constant operation margin even in the change of operation environments including voltage level, temperature, and process. The semiconductor memory device includes an output control signal generator configured to be responsive to a read pulse that is activated in response to a read command, to generate an odd number of first output source signals corresponding to a rising edge of a system clock and a even number of second output source signals corresponding to a falling edge of the system clock, and an output enable signal generator configured to generate a first rising enable signal and a falling enable signal on the basis of the first output source signal and generate a second rising enable signal on the basis of the second output source signal, according to column address strobe (CAS) latencies, the first rising enable signal being activated earlier than the second rising enable signal by a half cycle of the system clock.Type: GrantFiled: November 5, 2010Date of Patent: March 26, 2013Assignee: Hynix Semiconductor Inc.Inventor: Hee-Jin Byun
-
Patent number: 8395417Abstract: A digital noise filter circuit includes a gating clock generating circuit and a noise filter circuit. The gating clock generating circuit compares logic levels of an input signal and an output signal of the noise filter circuit. The gating clock generating circuit supplies a gating clock as an operating clock to the noise filter circuit when the logic levels of both signals do not coincide, and halts supply of the gating clock when the logic levels of both signals do coincide. The noise filter circuit removes noise from the input signal and outputting the resultant signal as the output signal.Type: GrantFiled: May 12, 2011Date of Patent: March 12, 2013Assignee: Renesas Electronics CorporationInventor: Ryoichi Yamaguchi
-
Patent number: 8368428Abstract: Various systems and methods are provided for integrated circuit clocking. In one embodiment, an integrated circuit system includes a plurality of combinational logic groups, each combinational logic group having a propagation time; and means for delaying a synchronizing clock signal supplied to at least one of the plurality of combinational logic groups based upon a period of the synchronizing clock signal and the propagation time of the at least one combinational logic group. In another embodiment, a method includes delaying a clock signal to produce a delayed clock signal and communicating the clock signal and the delayed clock signal to separate groups of the combinational logic circuit during a clock cycle that results in a reduction in power consumption by the combinational logic circuit.Type: GrantFiled: September 9, 2011Date of Patent: February 5, 2013Assignee: East-West Innovation CorporationInventors: Deanne Tran Vo, Thomas Jeffrey Bingel
-
Publication number: 20130009665Abstract: The present invention relates to an integrated electronic circuit including elements enabling to implement a logic function and means for attenuating the sensitivity of said elements to external disturbances, said attenuation means being disconnectable during phases of intentional modification of the state of said elements.Type: ApplicationFiled: November 18, 2011Publication date: January 10, 2013Applicant: STMicroelectronics SAS (Crolles)Inventors: Sylvain Clerc, Gilles Gasiot, Maximillen Glorieux
-
Patent number: 8314633Abstract: Described herein are various principles for operating a transmitter circuit to reduce noise affecting a signal being generated and reducing jitter. In some embodiments, a circuit is operated in a way that switching occurs at or above a bit rate of transmission, such that at least one switch changes state at least for every bit. Operating the circuit in such a way leads to a switching rate that is above a resonant frequency of the circuit and prevents large oscillations and noise from being inserted into the signal and causing communication problems.Type: GrantFiled: December 30, 2009Date of Patent: November 20, 2012Assignee: STMicroelectronics Pvt. Ltd.Inventors: Nitin Gupta, Tapas Nandy, Phalguni Bala, Pikul Sarkar
-
Patent number: 8191033Abstract: Embodiments of the present invention provide a method/apparatus to measure the jitter of a timing signal used in an integrated circuit chip. The method/apparatus is used to send data from a launch element using a synchronous data path of the timing signal, receive the data at a capture element using the synchronous data path, wherein the launch element and the capture element are disposed on the same integrated circuit chip upon which the timing signal is generated and/or used, and gather statistics about whether a timing violation has occurred by comparing the sent data with the received data over the course of multiple launch/capture events as the timing is adjusted. Other embodiments may be described and/or claimed.Type: GrantFiled: November 6, 2009Date of Patent: May 29, 2012Assignee: Marvell International Ltd.Inventor: Thomas Page Bruch
-
Patent number: 8164357Abstract: A method of protection from noise of a digital signal generated by a comparator, including the steps of generating an output signal that switches from a first logic state to a second logic state at a first switching of logic state of the digital signal; detecting a change from the first logic state to the second logic state of the output signal; and inhibiting further switchings of the output signal for a first time interval after the change from the first logic state to the second logic state.Type: GrantFiled: April 27, 2010Date of Patent: April 24, 2012Assignee: STMicroelectronics S.r.l.Inventors: Arber Cauli, Luciano Prandi, Carlo Caminada
-
Patent number: 8076954Abstract: Each of a plurality of memories includes a terminating resistor for preventing signal reflection, and a memory control circuit includes an ODT control circuit for driving the terminating resistor of each memory, and a selector for selecting, from memories except for a memory to be accessed, at least one memory for which driving of the terminating resistor is to be suppressed, in accordance with the memory to be accessed.Type: GrantFiled: October 15, 2007Date of Patent: December 13, 2011Assignee: Canon Kabushiki KaishaInventors: Kohei Murayama, Takeshi Suzuki
-
Patent number: 8058900Abstract: Aspects of the disclosure provide a clock gate circuit for generating a clock signal. The clock gate circuit can include a multiplexer configured to receive a first logic signal at a first data input, a second logic signal at a second data input, and a reference clock signal at a selector input, and to output the clock signal having a logic state selected from one of the first logic signal or the second logic signal based on transitions of the reference clock signal. Further, the clock gate circuit can include a logic module coupled to the multiplexer and configured to output the first logic signal and the second logic signal based on an enable signal and the output of the multiplexer.Type: GrantFiled: April 14, 2009Date of Patent: November 15, 2011Assignee: Marvell Israel (M.I.S.L) Ltd.Inventor: Eitan Rosen
-
Patent number: 8040155Abstract: Various systems and methods are provided for integrated circuit clocking. In one embodiment, an integrated circuit system includes a plurality of combinational logic groups, each combinational logic group having a propagation time; and means for delaying a synchronizing clock signal supplied to at least one of the plurality of combinational logic groups based upon a period of the synchronizing clock signal and the propagation time of the at least one combinational logic group. In another embodiment, a method includes delaying a clock signal to produce a delayed clock signal and communicating the clock signal and the delayed clock signal to separate groups of the combinational logic circuit during a clock cycle that results in a reduction in power consumption by the combinational logic circuit.Type: GrantFiled: October 12, 2009Date of Patent: October 18, 2011Assignee: East-West Innovation CorporationInventors: Deanne Tran Vo, Thomas Jeffrey Bingel
-
Patent number: 8013628Abstract: A circuit having an active clock shielding structure includes a logic circuit that receives a clock signal and performs a logic operation based on the clock signal, a power gating circuit that switches a mode of the logic circuit between an active mode and an sleep mode based on a power gating signal, a clock signal transmission line that transmits the clock signal to the logic circuit, and at least one power gating signal transmission line that transmits the power gating signal to the power gating circuit and functions as a shielding line pair with the clock signal transmission line.Type: GrantFiled: March 12, 2009Date of Patent: September 6, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Hyun Lee, Jung-Yun Choi, Jae-Han Jeon, Kyung-Tae Do
-
Patent number: 7969189Abstract: System and method for a clock driver. An input taking circuit is used for receiving small-signal logic inputs. A voltage follower circuit is coupled to the input taking circuit and used to generate a set of voltage follower outputs. An output circuit is coupled to the voltage follower circuit to receive the set of voltage follower outputs as inputs and generate output signals. The voltage follower circuit is coupled to a switching circuit, that is connected to the set of voltage follower outputs and is deployed for reducing the phase noise level of the output signals.Type: GrantFiled: November 24, 2009Date of Patent: June 28, 2011Assignee: Linear Technology CorporationInventor: Joseph Gerard Petrofsky
-
Patent number: 7952391Abstract: A digital noise filter circuit includes a gating clock generating circuit and a noise filter circuit. The gating clock generating circuit compares logic levels of an input signal and an output signal of the noise filter circuit. The gating clock generating circuit supplies a gating clock as an operating clock to the noise filter circuit when the logic levels of both signals do not coincide, and halts supply of the gating clock when the logic levels of both signals do coincide. The noise filter circuit removes noise from the input signal and outputting the resultant signal as the output signal.Type: GrantFiled: May 24, 2010Date of Patent: May 31, 2011Assignee: Renesas Electronics CorporationInventor: Ryoichi Yamaguchi
-
Patent number: 7916114Abstract: A shift register comprising at least one shift register unit. The shift register unit comprises an input unit, at least one first TFT, and at least one second TFT. The input unit receives an input signal from the input terminal and outputs a switching control signal in accordance with a first clock signal. The gate of the first TFT is for receiving the switching control signal, the drain of the first TFT is for receiving a second clock signal, and the source of the first TFT is coupled to the output terminal. The gate and drain of the second TFT are coupled to the output terminal, and the source of the second TFT is coupled to the input unit.Type: GrantFiled: September 23, 2009Date of Patent: March 29, 2011Assignee: Au Optronics Corp.Inventors: Chung-Hong Kuo, Jian-Shen Yu
-
Patent number: 7852707Abstract: A semiconductor memory device using system clock with a high frequency can maintain a constant margin of operation even with a changed operating environment including voltage level, temperature, and process. The semiconductor memory device includes a data output control circuit configured to control data outputted in synchronization with a falling edge of a system clock using a first output source signal corresponding to a rising edge of the system clock, and to control data outputted in synchronization with the rising edge of the system clock using a second output source signal corresponding to a falling edge of the system clock, and a data output circuit configured to output data, the data output circuit being controlled by the data output control circuit.Type: GrantFiled: May 28, 2008Date of Patent: December 14, 2010Assignee: Hynix Semiconductor Inc.Inventor: Hee-Jin Byun
-
Patent number: 7847595Abstract: A control signal input circuit for supplying control signals to a plurality of controlled circuits comprises N pieces of control signal preservation/output circuits provided one by one corresponding to plural-bit signals for delivering input data as it is when a trigger signal is at a first level, and holding previously delivered output data when the trigger signal is at a second level, and a controlled circuit selector circuit for setting the trigger signal for S pieces of the control signal preservation/output circuits to the first level, and setting the trigger signal for the rest of the control signal preservation/output circuits to the second level.Type: GrantFiled: January 26, 2007Date of Patent: December 7, 2010Assignee: NEC CorporationInventors: Koichi Nose, Masayuki Mizuno
-
Patent number: 7746098Abstract: Embodiments of the invention are generally related to systems comprising devices connected by a bus. A device in the system may include termination control logic capable of detecting changes in the system clock frequency. Upon detecting a clock frequency, the termination control logic may determine whether the clock frequency is greater than a threshold frequency. If so, the termination control logic may enable bus termination. However, if the new clock frequency is lower than the threshold frequency, bus termination may be disabled, thereby conserving power.Type: GrantFiled: March 10, 2008Date of Patent: June 29, 2010Assignee: Qimonda North America Corp.Inventors: Nicholas Heath, Peter Mayer
-
Patent number: 7667500Abstract: Circuits and methods of suppressing signal glitches in an integrated circuit (IC). A glitch on a signal entering a clock buffer, for example, is prevented from propagating through the clock buffer. In some embodiments, a latch is added to an input clock path that detects a transition on the input signal, and then ignores any subsequent transitions for a time delta that is determined by a delay circuit. In some embodiments, a multiplexer circuit is used to select between the input clock signal and the output clock signal, with changes on the input clock signal not being passed through the multiplexer circuit unless the time delta has already elapsed. In some embodiments, the delay is programmable, pin-selectable, or self-adapting.Type: GrantFiled: November 14, 2006Date of Patent: February 23, 2010Assignee: Xilinx, Inc.Inventor: Peter H. Alfke
-
Publication number: 20100033208Abstract: A shift register comprising at least one shift register unit. The shift register unit comprises an input unit, at least one first TFT, and at least one second TFT. The input unit receives an input signal from the input terminal and outputs a switching control signal in accordance with a first clock signal. The gate of the first TFT is for receiving the switching control signal, the drain of the first TFT is for receiving a second clock signal, and the source of the first TFT is coupled to the output terminal. The gate and drain of the second TFT are coupled to the output terminal, and the source of the second TFT is coupled to the input unit.Type: ApplicationFiled: September 23, 2009Publication date: February 11, 2010Applicant: AU OPTRONICS CORP.Inventors: Chung-Hong Kuo, Jian-Shen Yu
-
Patent number: 7649990Abstract: An apparatus arranged to accept digital data as an input and to process the data according to one of either the Secure Hash Algorithm (SHA-1) or Message Digest (MD5) algorithm to produce a fixed length output word. The apparatus includes a plurality of rotational registers for storing data, one of the registers arranged to receive the input data, and data stores for initialization of some of the plurality of registers according to whether the SHA-1 or MD5 algorithm is used. The data stores include fixed data relating to SHA-1 and MD5 operation. Also included is a plurality of dedicated combinatorial logic circuits arranged to perform logic operations on data stored in selected ones of the plurality of registers.Type: GrantFiled: October 21, 2002Date of Patent: January 19, 2010Assignee: STMicroelectronics Asia Pacific Pte. Ltd.Inventors: Bernard Plessier, Ming-Kiat Yap
-
Patent number: 7612579Abstract: An output circuit includes a counter circuit that generates an ODT control signal ODTa, plural driver circuits having the ODT function, a synchronizing circuit that synchronizes a signal transmitted from the counter circuit to the driver circuit with an internal clock DLL, a first selecting circuit that activates one of plural ODT selection signals ODTb and ODTc based on the ODT control signal ODTa, and a second selecting circuit that selects a driver circuit to be used out of the plural driver circuits based on the activated ODT selection signal. The first selecting circuit is provided between the counter circuit and the synchronizing circuit, and the second selecting circuit is provided between the synchronizing circuit and the driver circuit.Type: GrantFiled: August 16, 2007Date of Patent: November 3, 2009Assignee: Elpida Memory, Inc.Inventor: Hiroki Fujisawa
-
Patent number: 7598766Abstract: A fabrication technique called “component and polymorphic network,” in which semiconductor chips are made from small prefabricated bare electronic component dies, e.g., application specific integrated circuits (ASICs), that are assembled according to designer specifications, and bonded to a semiconductor substrate comprising the polymorphic network. The component and polymorphic network assembly has a low overhead for producing custom chips. In another exemplary embodiment, the polymorphic network can be combined with functional components in a single die. The interconnect scheme for ports on the polymorphic network can be configured or reconfigured with configuration data prior to the runtime of an application, to achieve different interconnect schemes.Type: GrantFiled: January 9, 2008Date of Patent: October 6, 2009Assignees: University of Washington, Microsoft Corporation, Regents of the U of MichiganInventors: Martha Mercaldi-Kim, Mark Oskin, John Davis, Todd Austin, Mojtaba Mehrara
-
Patent number: 7594150Abstract: A method and apparatus for a structure of a flip-flop that is tolerant to the noise pulses occurring due to the presence of crosstalk faults by sampling the input data multiple times before and after the active clock edge. The final stored value at the flip-flop is determined by the resolution of a counter circuit residing in the flip-flop, which is activated at the change of the sampled input data. This counter based resolution mechanism allows for the detection and filtering of the noise pulse induced at the input of the flip-flop due to a crosstalk fault.Type: GrantFiled: May 10, 2006Date of Patent: September 22, 2009Assignees: Alcatel-Lucent USA Inc., Rutgers, The State University of New JerseyInventors: Tapan Jyoti Chakraborty, Aditya Jagirdar, Roystein Oliveira
-
Patent number: 7589553Abstract: The invention relates to an electronic module having two or more organic circuit elements connected together to give a logic circuit, said organic circuit elements being made up of organic components, in particular organic field effect transistors. The logic circuit comprises at least one filter module (5), which has an input (53) connected to one of the organic logic circuit elements, and an output (55), and is designed to filter out from the signals present at the input (53) the spurious signals generated by different signal propagation times in the organic components of the logic circuit elements, and to provide a regenerated binary signal at the output (55).Type: GrantFiled: February 21, 2006Date of Patent: September 15, 2009Assignee: PolyIC GmbH & Co. KGInventors: Andreas Ullmann, Alexander Knobloch, Merlin Welker, Walter Fix
-
Patent number: 7573290Abstract: A data input/output driver for use in a semiconductor memory device includes a data transmitting block for transmitting a data between an inside and an outside of the semiconductor memory device and generating a data driving signal in order to indicate a timing of outputting the data. A reference data generating block generates a reference data. A switching block outputs the reference data in response to the data driving signal. The data and the reference data are combined as an output signal.Type: GrantFiled: February 11, 2005Date of Patent: August 11, 2009Assignee: Hynix Semiconductor Inc.Inventors: Hee-Bok Kang, Jin-Hong Ahn
-
Patent number: 7528619Abstract: A voltage droop detector captures the very high-frequency noise on the power grid of a load, such as a microprocessor. The droop detector includes twin circuits, one of which receives the voltage from the power grid of the load, the other of which receives a filtered voltage. A 0th droop, as well as 1st droops, 2nd droops, and so on, are captured and stored for subsequent analysis. The circuits sample the voltages frequently enough to ensure that all droop events are captured. Other embodiments are described and claimed.Type: GrantFiled: June 30, 2005Date of Patent: May 5, 2009Assignee: Intel CorporationInventors: Fabrice Paillet, Tanay Karnik, Jianping Xu, Vivek K. De
-
Patent number: 7512033Abstract: An operation clock controller for preventing a semiconductor memory device from operating when an operation frequency of an external clock is higher than a predetermined frequency. The operation clock controller includes a clock buffer for buffering an external clock to output an internal clock; a unit delaying set for sequentially delaying the internal clock to output a plurality of delayed clocks; a phase detecting block for detecting logic levels of the delayed clocks at a rising edge of the internal clock to output phase detecting signals; a sampling pulse generator for outputting a sampling signal generated at a predetermined point of the internal clock; a latching block for outputting a phase detection latch signal by sampling and latching the phase detection signal at a point of the sampling signal being inputted; and a frequency detection block for outputting the frequency detection signal by logically combining the phase detection latch signal.Type: GrantFiled: November 13, 2007Date of Patent: March 31, 2009Assignee: Hynix Semiconductor Inc.Inventors: Hwang Hur, Jun-Gi Choi
-
Patent number: 7498834Abstract: A semiconductor memory device according to the present invention can change adjusting timing of ODT operation in convenience and have an optimized ODT timing whether the semiconductor memory device is putted on ether rank of a module. The present invention includes an impedance adjusting unit for adjusting an impedance value of an input pad in response to an impedance selecting signal; an ODT operating control unit for controlling the impedance adjusting unit as generating the impedance selection signal using an decoding signal and an ODT timing signal; a delay adjusting unit for delaying an internal control clock for a predetermined timing to thereby generate the ODT timing signal; and an ODT timing control unit for controlling the delay adjusting unit to decide the value of the predetermined timing according to whether or not the semiconductor memory device is arranged to a first rank or a second rank in a module.Type: GrantFiled: December 30, 2005Date of Patent: March 3, 2009Assignee: Hynix Semiconductor Inc.Inventor: Yong-Mi Kim
-
Patent number: 7495468Abstract: A semiconductor memory device includes: a termination resistance supply unit connected to a pad to supply termination resistances corresponding to a plurality of control signals; a decoding unit for decoding the plurality of ODT setting signals to output an ODT enable signal and a plurality of decoding output signals; a control signal generating unit for receiving the plurality of decoding output signals to output the plurality of control signals in response to an ODT off signal and a clock signal; and an output control unit for activating one of the plurality of control signals when a read enable detection signal is activated.Type: GrantFiled: December 29, 2006Date of Patent: February 24, 2009Assignee: Hynix Semiconductor Inc.Inventor: Min-Young You
-
Patent number: 7466723Abstract: Various methods, apparatuses and systems are described in which a skew delay time between communication lanes is determined. A data transfer path is established which includes two or more communication lanes in a communication link. A skew delay time is determined between the communication lanes of the communication link with respect each other with using a clock period of a input output circuit as a reference time.Type: GrantFiled: June 29, 2004Date of Patent: December 16, 2008Assignee: Intel CorporationInventors: Kersi H. Vakil, Adarsh Panikkar
-
Publication number: 20080204070Abstract: A clock driving circuit and a method of driving a plurality of output lines for a PC architecture are disclosed. The clock driving circuit includes a clock generating circuit coupled to an output buffer for the PC having a plurality of output lines connected to a plurality of output loads having output load impedances. The output lines are driven differentially at an output voltage lower than a supply voltage. The circuit includes a voltage node having a voltage node impedance. The voltage node is maintained at substantially the output voltage. The circuit includes a current sinking transistor that sinks current from the voltage node. The current sinking transistor is operated in a linear region characterized by an ohmic resistance determined by the size of the current sinking transistor. The impedance of the voltage node is matched to one of the load impedances by sizing the current sinking transistor.Type: ApplicationFiled: February 15, 2008Publication date: August 28, 2008Inventors: Jie Chen, Ting-Yen Chiang, Kuang-Yu Chen, Chen Yu Wang, Joe Froniewski
-
Patent number: 7372293Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for polarity driven on-die termination. In some embodiments, an integrated circuit includes an input/output (I/O) circuit to receive a command and an on-die termination (ODT) pin to receive one or more ODT signals. The integrated circuit may further include control logic coupled to the ODT pin, the control logic to enable, at least in part, a multiplexing of an ODT activation signal and an ODT value selection signal on the ODT pin, the control logic further to control a length of termination based, at least in part, on the command. Other embodiments are described and claimed.Type: GrantFiled: December 7, 2005Date of Patent: May 13, 2008Assignee: Intel CorporationInventors: Christopher Cox, George Vergis, Hany Fahmy, Hideo Oie