Having Plural Output Pull-up Or Pull-down Transistors Patents (Class 326/85)
-
Patent number: 7253665Abstract: The invention provides a semiconductor device which performs a write operation of a signal current rapidly to a current input type pixel. Before inputting a signal current, a precharge operation is performed by flowing a large current. After that, a signal current is inputted to perform the set operation. A predetermined potential can be obtained rapidly as the precharge operation is performed before the set operation. The predetermined potential is approximately equal to a potential after completing the set operation. Therefore, the set operation can be rapidly performed and a write operation of a signal current can be rapidly performed. By using two transistors, a gate width W can be long or a gate length L can be short in the precharge operation or the gate width W can be short and the gate length L can be long in the set operation.Type: GrantFiled: February 27, 2004Date of Patent: August 7, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 7187207Abstract: The CML (current mode logic) to CMOS converter with a leakage balancing transistor for jitter reduction includes: a differential input stage; an output stage having a first branch coupled to a first output of the differential input stage and a second branch coupled to a second output of the differential input stage; and a leakage balancing transistor coupled to the first branch of the output stage.Type: GrantFiled: June 27, 2005Date of Patent: March 6, 2007Assignee: Texas Instruments IncorporatedInventor: Matthew D. Rowley
-
Patent number: 7161379Abstract: One disclosed method comprises drawing current from a termination voltage supply and through a termination voltage delivery network by termination circuitry in response to a first signal on one or more lines terminated by the termination circuitry, shunting current from the termination voltage supply and through the termination voltage delivery network in response to a second signal on one or more terminated lines, and helping to reduce the shunted current for extended shunting.Type: GrantFiled: April 14, 2004Date of Patent: January 9, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Barry J. Arnold, Kevin M. Laake, Andrew R. Allen
-
Patent number: 7142017Abstract: An input/output buffer comprises an input/output pad operable to receive an input signal and transmit an output signal, an output driver coupled to the input/output pad, an input path comprising an input transistor coupled to the input/output pad operable to pass an input signal received at the input/output pad to a core circuit coupled to the input/output buffer. The input/output buffer further comprises an output path coupled to the output driver operable to pass an output signal received from the core circuit to the input/output pad, a feedback path coupled to the input transistor in the input path and operable to cut off the output path during input mode, and a biasing circuit coupled to selected transistors in the output path, feedback path and output driver.Type: GrantFiled: September 7, 2004Date of Patent: November 28, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ker Min Chen
-
Patent number: 7126389Abstract: A method and apparatus for an output buffer with dynamic impedance control have been disclosed.Type: GrantFiled: January 27, 2004Date of Patent: October 24, 2006Assignee: Integrated Device Technology, Inc.Inventors: Duncan McRae, Russell Hayter
-
Patent number: 7095246Abstract: An output buffer circuit (10, 40, 50) includes an output driver transistor (12), a predriver circuit (14, 54), and a bias generator (16, 54). The predriver circuit (14, 54) has an input terminal for receiving an input signal (IN), a first terminal coupled to a power supply voltage terminal, a second terminal, and an output terminal coupled to the control electrode of the transistor (12). The bias generator (16, 54) is coupled to the second terminal of the predriver circuit (14, 54), and provides a bias voltage (VG) to the second terminal of the predriver circuit (14, 54) for controlling the gate voltage of the output driver transistor (12).Type: GrantFiled: August 25, 2004Date of Patent: August 22, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Kase Kiyoshi, May Len, Dzung T. Tran
-
Patent number: 7068074Abstract: A voltage level translator circuit for translating an input signal referenced to a first voltage level to an output signal referenced to a second voltage level includes an input stage for receiving the input signal. The input stage includes at least one transistor device having a first threshold voltage associated therewith. The voltage level translator circuit further includes a latch circuit operative to store a signal representative of a logical state of the input signal. The latch circuit includes at least one transistor device having a second threshold voltage associated therewith, the second threshold voltage being greater than the first threshold voltage. A voltage clamp is operatively connected between the input stage and the latch circuit, the voltage clamp being configured to limit a voltage across the input stage based, at least in part, on a control signal presented thereto.Type: GrantFiled: June 30, 2004Date of Patent: June 27, 2006Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Antonio M. Marques, Bernard L. Morris
-
Patent number: 6998880Abstract: The invention relates to a driver circuit with a circuit node (10), at least two first transistors (P1, P2), the load sections of which are switched in series and connect the circuit node (10) with a first voltage (U10), at least two second transistors (N1, N2), the load sections of which are switched in series and connect the circuit node (10) with a reference potential, and a control circuit (P3–P6, N3, D1–D4, R1, 16), which is formed in order to regulate at least a first control voltage (Up2) on at least one transistor (P2) of the at least two first transistors (P1, P2) and at least a second control voltage (UN2) on at least one transistor (N2) of the at least two second transistors (N1, N2) dependent on a voltage at the circuit node (10).Type: GrantFiled: September 29, 2003Date of Patent: February 14, 2006Assignee: Infineon Technologies AGInventors: Christian Müller, Henrik Icking, Martin Glas
-
Patent number: 6967512Abstract: In a circuit block BL1, a PMOS transistor P1 and a PMOS transistor P1? are connected in series between a high-level potential HL and an output terminal U1; an NMOS transistor N1 and an NMOS transistor N1? are connected in series between a low-level potential LL and the output terminal U1. An inversion signal Ck1B of a clock signal Ck1 is inputted to the gate of the PMOS transistor P1; the inversion signal Ck1B of the clock signal Ck1 is inputted to the gate of the PMOS transistor P1? through an inverter IV1; a clock signal Ck2 is inputted to the gate of the NMOS transistor N1; and the clock signal Ck2 is inputted to the gate of the NMOS transister N1? through an inverter IV2.Type: GrantFiled: December 26, 2002Date of Patent: November 22, 2005Assignee: Seiko Epson CorporationInventor: Minoru Kozaki
-
Patent number: 6919738Abstract: An output buffer circuit including a programmable impedance buffer configured to match a buffer size thereof with an external impedance, a buffer size decision circuit configured to generate a plurality of buffer size signals for determining the buffer size of the programmable impedance buffer synchronized with a first clock signal, and an impedance adjustment circuit configured to adjust the buffer size based on the buffer size signals in response to a level of an output data signal.Type: GrantFiled: December 26, 2002Date of Patent: July 19, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Keiichi Kushida
-
Patent number: 6903581Abstract: Briefly, in accordance with one embodiment of the invention, an integrated circuit includes: an output buffer. The output buffer includes semiconductor devices coupled to provide circuit configurations. The output buffer is adapted to couple to separate voltage supply voltage level ports and is further adapted to switch between the circuit configurations. The respective circuit configurations are respectively specifically adapted for interoperating with other integrated circuit chips, the respective threshold voltage levels of the semiconductor devices of different other integrated circuit chips being different.Type: GrantFiled: November 26, 2002Date of Patent: June 7, 2005Assignee: Intel CorporationInventors: Lawrence T. Clark, Thomas J. Mozdzen
-
Patent number: 6885226Abstract: An integrated circuit device is discussed that includes a data output driver having two modes of operation for driving a data bus. The output driver includes a circuit to produce a full drive output high signal, a partial drive output high signal, a full drive output low signal and a partial drive output low signal. The output driver is protected against negative voltages on the data bus. The output driver is selectable and adaptable to drive terminated loads and unterminated loads.Type: GrantFiled: May 6, 2003Date of Patent: April 26, 2005Assignee: Micron Technology, Inc.Inventor: William C. Waldrop
-
Patent number: 6864090Abstract: The present invention provides a novel method for monitoring the reaction kinetics of the biodegradable polymers, and the surface concentration of a drug in a polymer blend matrix. Detailed information on surface concentration, degradation rates, degradation kinetics and mechanism, is provided by using Time-of-Flight Secondary Ion Mass Spectrometry (ToF SIMS) measurements. Also provided is a method for determining oligomers in hydrolyzed biodegradable polymers.Type: GrantFiled: October 21, 2003Date of Patent: March 8, 2005Assignee: Research Foundation of State University of New York at BuffaloInventors: Joseph A. Gardella, Jr., Jiaxing Chen, Norma L. Hernandez de Gatica, Joo-Woon Lee
-
Patent number: 6847238Abstract: An output circuit for outputting data with reduced simultaneous switching output skew includes N counts of output buffers and a comparator. The N counts of output buffers receive N counts of bit signals, respectively. At least one of the output buffers includes a delay unit for processing one of the bit signals into a delayed bit signal with an adjustable delay period in response to a delay signal, a pull-up unit electrically connected to the delay unit and a source voltage, and selectively enabled to output the delayed bit signal as a high level, and a pull-down unit electrically connected to the delay unit and a ground voltage, and selectively enabled to output the delayed bit signal as a low level. The comparator is electrically connected to the N counts of output buffers, compares the N counts of bit signals sampled at a first time spot and a second time spot, and generates the delay signal according to the comparing result.Type: GrantFiled: November 19, 2003Date of Patent: January 25, 2005Assignee: Via Technologies, Inc.Inventors: Yi-Kuang Wei, Chi Chang, Heng-Chen Ho
-
Patent number: 6838915Abstract: An input and output circuit of a semiconductor device is disclosed having an output buffer including first and second pull-up transistors connected in series between the power supply voltage and the pad, first and second pull-down transistors connected in series between the pad and the ground voltage, a pre-driver for pulling up or down a voltage of the pad when an output enable signal is enabled and for switching off the first and second pull-up transistors and the first and second pull-down transistors when the output enable signal is disabled, and a first circuit for adjusting voltage differences between respective gates and respective sources/drains of the first and second pull-up transistors and the first and second pull-down transistors to be below a predetermined voltage level in response to the first, second and third control signals under power on or power off conditions; and an input buffer including a transmission gate for transmitting an input signal applied to the pad to a first node in responseType: GrantFiled: September 25, 2003Date of Patent: January 4, 2005Assignee: Samsung Electronics Co., Ltd.Inventor: Soon-Kyun Shin
-
Patent number: 6831481Abstract: Area-efficient power-up and enable control circuits useful in PLD interconnection arrays. A control circuit can include a driver circuit, first and second pull-ups, and first and second pull-downs. The driver circuit has an output terminal coupled to a control circuit output terminal. The first and second pull-ups are coupled in series between the control circuit output terminal and power high. The first pull-up has a gate terminal coupled to an enable terminal. The second pull-up has a gate terminal coupled to a pull-up control terminal. The first and second pull-downs are coupled in parallel between the control circuit output terminal and ground. The first pull-down has a gate terminal coupled to the enable terminal. The second pull-down has a gate terminal coupled to a pull-down control terminal. In other embodiments, the first and second pull-ups are coupled in parallel, and the first and second pull-downs are coupled in series.Type: GrantFiled: March 14, 2003Date of Patent: December 14, 2004Assignee: Xilinx, Inc.Inventors: Andy T. Nguyen, Shankar Lakkapragada
-
Patent number: 6819148Abstract: A CMOS circuit including a P-channel pull-up transistor (MP) and an N-channel pull-down transistor (MN) includes a first feedback circuit (6) producing a first delayed signal, (V7) on the gate of the pull-down transistor (MN) to turn on the pull-down transistor (MN) a first predetermined amount of time after the pull-up transistor (MP) is turned completely off so as to prevent any shoot-through current from flowing through the pull-up transistor (MP) and the pull-down transistor (MN) and a second feedback circuit (4) producing a second delayed signal (V5) on the gate of the pull-up transistor (MP) to turn on the pull-up transistor (MP) a second predetermined amount of time after the pull-down transistor (MN) is turned completely off so as to prevent any shoot-through current from flowing through the pull-up transistor (MP) and the pull-down transistor (MN).Type: GrantFiled: July 23, 2002Date of Patent: November 16, 2004Assignee: Texas Instruments IncorporatedInventors: Vadim V. Ivanov, Shoubao Yan, Walter B. Meinel
-
Patent number: 6777976Abstract: An output drive circuit is constructed by an output driving MOS transistor driving an output node in accordance with an internal read data, a termination controlling P-channel MOS transistor selectively rendered conductive in accordance with the internal read data when the output driving MOS transistor is non-conductive, and a P-channel MOS transistor rendered conductive to pull up the output node to a power supply voltage level at least when the output drive circuit is inactive. Data transfer is executed in an open drain manner, and the P-channel MOS transistor is utilized as a transistor for termination bus line. Data/signal is transferred fast in an active termination scheme with low current consumption, and an area occupied by the output drive circuit is reduced.Type: GrantFiled: September 18, 2002Date of Patent: August 17, 2004Assignee: Renesas Technology Corp.Inventor: Shigehiro Kuge
-
Patent number: 6573753Abstract: The present invention relates to an input/output node in an electronic device which comprises an input/output pin, a plurality of programmable pull-up resistors and a plurality of programmable pull-down resistors. Each of the pull-up and pull-down resistors, or a combination of them, can be activated by turning on or off n-MOS and p-MOS transistors with logic contained in a mode register. The pull-up and pull-down resistance can be implemented by the inclusion of a resistor in series or by utilization of the innate resistance of the MOS-FET transistor, itself. The resistances can be strong, medium, or weak, depending on the needs of the circuitry. One advantage of such control over drive strength is the ability to transmit or receive data in virtually any electronic environment. Another advantage is the ability to reduce voltage ramp-rates, which reduces high frequency harmonics and the attendant electromagnetic interference.Type: GrantFiled: July 20, 2001Date of Patent: June 3, 2003Assignee: Cypress Semiconductor CorporationInventor: Warren Snyder
-
Patent number: 6567877Abstract: A computer system contains a small computer standard interface (SCSI) having a plurality of components to interface a plurality of external peripheral devices to the computer system in accordance with a SCSI specification. Within the computer system, the SCSI interface contains a SCSI bus having an internal SCSI terminator at an internal end of the SCSI bus, and an internal switchable SCSI terminator at an external end of the SCSI bus. The SCSI bus permits expansion beyond the computer system enclosure at the external side of the SCSI bus via an external connector and cable to interface external SCSI peripheral devices to the computer system. The internal switchable SCSI terminator senses whether any external SCSI external peripheral devices or an external terminator are attached to the SCSI bus. If external SCSI peripheral devices and/or an external terminator are attached to the SCSI bus, then the internal switchable SCSI terminator does not terminate the SCSI bus on the external side.Type: GrantFiled: November 12, 1997Date of Patent: May 20, 2003Assignee: Sun Microsystems, Inc.Inventors: Quentin J. Lewis, Andrey M. Hassan
-
Patent number: 6483340Abstract: An output buffer circuit 1 comprises an output transistor section 10, a first and a second driving means 40, 50, and a first and a second switch circuits 60, 70. The output transistor section 10 comprises PMOS 11, 13, and NMOS 12, 14. Each source terminal of the PMOS 11, 13 is connected to VDD, each source terminal of the NMOS 12, 14 is connected to GND, and each drain terminal of the PMOS 11, 13 and NMOS 12, 14 are all connected to an output terminal N1 of the output buffer circuit 1. The driving capability of the PMOS 13 is set to be larger than that of PMOS 11, and the driving capability of the NMOS 14 is set to be larger than that of NMOS 12.Type: GrantFiled: June 19, 2001Date of Patent: November 19, 2002Assignee: NEC CorporationInventor: Yasutaka Uenishi
-
Patent number: 6469565Abstract: The present invention relates to a duty cycle adaptive data output buffer of a semiconductor device in which the current driving power of the output buffer is adaptively varied with a duty cycle, to effectively improve noise margin at slow duty cycle. The duty cycle adaptive data output buffer disclosed includes first and second pull-up transistors connected between a power supply voltage and an output terminal; first and second pull-down transistors connected to the output terminal and a ground; duty cycle detector for receiving a duty clock signal, to generate a first control signal at faster duty cycle, and to generate a second control signal at slower duty cycle; a first output driver for driving the first pull-up and pull-down transistors using first and second data signals in response to the first control signal; and a second output driver for driving the second pull-up and pull-down transistors using the first and second data signals in response to the second control signal.Type: GrantFiled: August 11, 2000Date of Patent: October 22, 2002Assignee: Samsung Electronics Co., Ltd.Inventor: Chul-kyu Lee
-
Patent number: 6466074Abstract: A clock splitter device for forming a clock/inverted clock signal pair. The input clock signal is sent through an initial buffer stage and applied to two parts of a second stage. The second stage includes a single stage buffer and constricted inverter to provide two inverted outputs. The transistor arrangement of these two parts provides an equal delay to the two signal paths. The outputs of these two parts are sent to identical output buffers. Because the two paths have identical transistor delays, and since the metal paths on the board are arranged to have identical delays, the two paths can very low skew therebetween.Type: GrantFiled: March 30, 2001Date of Patent: October 15, 2002Assignee: Intel CorporationInventors: Kersi H. Vakil, William N. Roy, Jerry G. Jex
-
Patent number: 6462597Abstract: Circuit techniques provide different trip points for a rising-edge and for a falling-edge input to a logic gate. Adjustment of the gate trip point for a rising-edge input may be independently adjusted to that for the falling-edge input, and vice versa. Different circuit topologies are provided for delay chains on integrated circuits. Each implementation allows flexibility in delay elements through metal options to allow modifying delay chain delays with simple metal-only layout changes. Delay chains are used in integrated circuits to produce either a constant delay or to track another circuit delay.Type: GrantFiled: January 31, 2000Date of Patent: October 8, 2002Assignee: Altera CorporationInventor: Andy L. Lee
-
Publication number: 20020021146Abstract: A static logic circuit with a pull-up network (155) and a pull-down network (160). The network is fabricated on SOI substrates and the pull-up network comprises at least one NMOS transistor (115) and the pull down network comprises at least one PMOS transistor (120).Type: ApplicationFiled: August 16, 2001Publication date: February 21, 2002Inventor: Xiaowei Deng
-
Patent number: 6326821Abstract: Embodiments of the invention include an integrated circuit output buffer, with a pre-drive stage and an output driver stage, that provides linear performance independent of the load impedance. The output driver stage includes a pull-up resistor arrangement having a plurality of branches connected in parallel and, alternatively at least one pull-down resistor arrangement having a plurality of branches connected in parallel. The branches of the pull-up resistor arrangement include at least one resistor and at least one transistor serially connected between a supply voltage and the output buffer output terminal connectable to the PAD external to the output buffer. The transistor in the pull-up arrangement is connected to both the data terminals from the pre-drive stage and the control bit terminals.Type: GrantFiled: May 22, 1998Date of Patent: December 4, 2001Assignee: Agere Systems Guardian Corp.Inventor: Thaddeus John Gabara
-
Publication number: 20010000949Abstract: Output drivers preferably contain a plurality of driver circuits therein that are commonly connected to an output line to be driven and can be selectively enabled or disabled to increase or decrease drive capability, respectively. Driver circuits may include first and second control signal lines (e.g., MRS1, MRS2), a first pull-up/pull-down driver circuit having first and second data inputs, a first control input electrically coupled to the first control signal line (e.g., MRS1) and a second control input, and a second pull-up/pull-down driver circuit having first and second data inputs electrically coupled to the first and second data inputs of the first pull-up/pull-down driver circuit, respectively, a first control input electrically coupled to the second control signal line (e.g., MRS2) and a second control input. First and second complementary control signals lines (e.g.Type: ApplicationFiled: January 3, 2001Publication date: May 10, 2001Inventor: Sang-jae Rhee
-
Patent number: 6229355Abstract: A switching device includes a phase controlling circuit (801) which shifts and outputs a phase of a command signal, and a plurality of switching units (110) connected in parallel between a power supply (101) and a load (102).Type: GrantFiled: February 28, 2000Date of Patent: May 8, 2001Assignee: Yazaki CorporationInventor: Kazuyoshi Ogasawara
-
Patent number: 6194924Abstract: A multi-function output driver that may be used with at least two types of busses includes a multiplexer that shifts calibration bits to the pull-down transistors. This shifting changes which transistors of the transistor array are turned on when the pull-down drive transistors are driving. By changing which transistors are turned on, the impedance of the driver is changed. This shifting is used with a disable function on the pull-up drive-transistors to allow the driver to be used as an end-of-line termination, an open-drain driver, or as a source-terminated driver.Type: GrantFiled: April 22, 1999Date of Patent: February 27, 2001Assignee: Agilent Technologies Inc.Inventors: M. Jason Welch, Brian Cardanha
-
Patent number: 6184729Abstract: Ground bounce and power supply bounce are reduced in an output driver by utilizing a plurality of p-channel and n-channel transistors which are connected to an output pad, by sequentially turning off the p-channel transistors before sequentially turning on the n-channel transistors, and by sequentially turning off the n-channel transistors before sequentially turning on the p-channel transistors.Type: GrantFiled: October 8, 1998Date of Patent: February 6, 2001Assignee: National Semiconductor CorporationInventor: Ronald Pasqualini
-
Patent number: 6114885Abstract: Integrated driver circuits include a pull-up circuit having a first plurality of PMOS pull-up transistors therein which are selectively enabled by a first multi-bit impedance control signal. This first multi-bit impedance control signal is a function of a first variable resistance device. A pull-down circuit is also provided. The pull-down circuit has a first plurality of NMOS pull-down transistors therein which are selectively enabled by a second multi-bit impedance control signal. This second multi-bit impedance control signal is a function of a resistance of a second variable resistance device. The pull-up circuit and pull-down circuit have commonly connected outputs. In particular, the pull-up circuit has a first impedance which is a function of a digital value of the first multi-bit impedance control signal and the pull-down circuit has a second impedance which is a function of a digital value of the second multi-bit impedance control signal.Type: GrantFiled: August 24, 1998Date of Patent: September 5, 2000Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Kweon Yang, Yong-Jin Yoon
-
Patent number: 6097216Abstract: Integrated buffer circuits which are less susceptible to noise and provide TTL-to-CMOS signal conversion capability include a first TTL-compatible inversion buffer, a second CMOS-compatible inversion buffer having an input electrically coupled to an output of the first inversion buffer and a preferred pull-up (or pull-down) circuit to improve noise immunity. The preferred circuit pulls the output of the first inversion buffer to a potential of the first reference signal line (e.g., Vdd) in response to a signal at an output of the second inversion buffer and a signal at an input of the first inversion buffer. This circuit comprises a first field effect transistor having a gate electrode electrically coupled to the output of the second inversion buffer and a second field effect transistor having a gate electrode electrically coupled to the input of the first inversion buffer.Type: GrantFiled: September 8, 1998Date of Patent: August 1, 2000Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-youn Youn
-
Patent number: 5834859Abstract: The present invention is a battery backed output buffer which provides a well-defined signal, even during battery power. The buffer includes a regular output buffer for providing output data during operation with a main power supply and for switching to a tri-state during battery power. The buffer also includes a configurable battery backed output buffer which provides a predetermined output signal during battery operation and produces a signal in the tri-stated during main power operation.Type: GrantFiled: November 18, 1996Date of Patent: November 10, 1998Assignee: Waferscale Integration, Inc.Inventors: Boaz Eitan, Chang Hee Hong
-
Patent number: 5818259Abstract: A BiCMOS logic circuit having greater drive and speed at low voltage is provided. The logic circuit includes a switching device which allows the pull-down device of the logic circuit to be driven directly by an input signal without first having to switch a MOS device. The switching device conducts current between the input terminal of the logic device and the pull-down device when the output signal equals a certain value.Type: GrantFiled: November 30, 1995Date of Patent: October 6, 1998Assignee: Philips Electronics North America CorporationInventor: Brian Clark Martin
-
Patent number: 5802009Abstract: An output driver circuit that compensates for variations in supply voltage to provide more consistent switching speed characteristics. In one embodiment, the output driver circuit includes a plurality of pull down devices which are connected in parallel with one another between an output node of the circuit and ground. One of the pull down devices is coupled to a source of a pull down signal to be turned on in response to the pull down signal. The other pull down devices are turned on selectively, depending upon the level of the supply voltage. The lower the supply voltage, the more pull down devices that are turned on. A latch is provided at the input of each of the pull down devices. The result of the selective enabling of the pull down devices is that a more uniform pull down speed is provided for different levels of the supply voltage.Type: GrantFiled: April 28, 1997Date of Patent: September 1, 1998Assignee: Micron Technology, Inc.Inventors: Stephen L. Casper, Joseph C. Sher
-
Patent number: 5729158Abstract: The present invention provides an apparatus and method for repairing or improving the behavior of a tunable circuit of an integrated circuit (IC) when a target parameter exceeds a predetermined range due to a design and/or fabrication problem. The tunable circuit includes one or more tuning controllers for tuning a corresponding number of target circuits. Each tuning controller includes one or more registers and an optional decoder. Each target circuit includes a tunable portion and a functional portion. The functional portion can have one or more of a wide variety of functions including but not limited to logical gates, buffers, signal generators and amplifiers. The selectable parameters of the tunable circuit include timing delays, trip voltages, rise/fall times and/or output impedances. When a circuit designer wishes to tune the target parameter, an appropriate tuning pattern is latched into registers of the tuning controller.Type: GrantFiled: July 7, 1995Date of Patent: March 17, 1998Assignee: Sun Microsystems, Inc.Inventors: Sathyanandan Rajivan, Raoul B. Salem
-
Patent number: 5723988Abstract: A device is disclosed which combines the advantages of CMOS and bipolar using an existing parasitic bipolar device. As such high on-chip density is attainable with the device along with high speed capability while maintaining low power advantages.Type: GrantFiled: October 20, 1993Date of Patent: March 3, 1998Assignee: Texas Instruments IncorporatedInventors: Shivaling S. Mahant-Shetti, Mark G. Harward, Lawrence A. Arledge, Jr., Ravishankar Sundaresan
-
Patent number: 5663659Abstract: The semiconductor IC device has a circuit arrangement constituted by a first CMOS logic gate having input and output terminals, and a second CMOS logic gate which performs the same logic operation as that of the first CMOS logic gate and which has an input terminal connected to the input terminal of the first CMOS logic gate. The arrangement also requires a differentiator circuit which has an input terminal thereof connected to an output terminal of the second CMOS logic gate and has an output terminal connected to the output terminal of the first CMOS logic gate. With such an arrangement, the dependency of the effective gate propagation delay time on an output load is lowered. As a result, therefore, the arrangement can be effected using a low power supply voltage while securing a high operation speed as well as a low power consumption. The CMOS logic gates can also be facilitated in combination with NPN bipolar transistors which are connected therewith in an emitter follower circuit form.Type: GrantFiled: June 7, 1995Date of Patent: September 2, 1997Assignee: Hitachi, Ltd.Inventors: Yasuo Kaminaga, Yoji Nishio, Akihiro Tamba, Yutaka Kobayashi, Masataka Minami
-
Patent number: 5652528Abstract: A semiconductor integrated circuit device having an input/output circuit for inputting and outputting data having a GTL level includes a pull-down output MOSFET (Q1) and a pull-up output MOSFET (Q2) both electrically connected to an input/output terminal and a gate drive signal generating circuit (DPG) electrically coupled to the gate of the pull-up output MOSFET (Q2). Upon data transmission, the gate drive signal generating circuit (DPG) controls the operation of the output MOSFET (Q2) so that the output MOSFETs (Q1 and Q2) are contemporarily brought into an ON or OFF state according to data to be transmitted. On the other hand, upon data reception, the gate drive signal generating circuit (DPG) forms a control pulse for temporarily turning ON one of the output MOSFETS (Q2) immediately after high-level data has been received, and supplies it to a gate terminal of the output MOSFET (Q2).Type: GrantFiled: November 17, 1995Date of Patent: July 29, 1997Assignee: Hitachi, Ltd.Inventors: Masaharu Kimura, Toshiro Takahashi
-
Patent number: 5633604Abstract: This invention provides circuits which provide stable internally derived voltages for mixed mode large scale integrated circuits having SRAM, DRAM, and the like. The circuits use a summation of threshold voltages of metal oxide semiconductor field effect transistors to clamp voltages and a level detection circuit to compensate for variation in the primary supply voltage. A load detection and feedback circuit using a parasitic bipolar transistor provides voltage stability over a wide range of loading conditions.Type: GrantFiled: June 13, 1996Date of Patent: May 27, 1997Assignee: Etron Technology, Inc.Inventor: Tah-Kang J. Ting
-
Patent number: 5621360Abstract: A CMOS delay cell with feedback circuitry to ensure that the delay cell is operating in saturation mode. A voltage controlled oscillator (VCO) comprising a loop of an odd number of delay cells, where the VCO is operating in a saturation mode. Under normal operation any intermediate node in the VCO will generate an output signal from a delay cell with reduced supply noise. The output signal can be used to generate a PLL clock signal with a lower phase jitter than prior art VCO's operating at low supply potentials.Type: GrantFiled: August 2, 1995Date of Patent: April 15, 1997Assignee: Intel CorporationInventor: Samson X. Huang
-
Patent number: 5610538Abstract: A buffer apparatus having a low output impedance includes a first transistor having one terminal coupled to a voltage source, the other terminal coupled to an output terminal of the buffer, and a gate which receives an input signal of the buffer; a second transistor having one terminal coupled to the output terminal of the buffer and a gate which receives the input signal of the buffer; a current sensing circuitry, which is coupled to the other terminal of the second transistor, for sensing a current of the second transistor and amplifying an input current which flows to the second transistor; a voltage driving circuitry, which is formed between the output terminal of the buffer and a ground voltage, for decreasing an output voltage of the buffer by passing the current from the output terminal to the ground voltage according to a control signal which is applied to the voltage driving circuitry.Type: GrantFiled: August 17, 1995Date of Patent: March 11, 1997Assignee: Korea Telecommunication AuthorityInventor: Young H. Kim
-
Patent number: 5519339Abstract: A BiCMOS line driver that incorporates a fully-powered, zero- static power pull-down driver with a standard BiCMOS pullup in a novel parallel input signal path construction having substantially equal propagation delays to create a complementary signal driver with very high speed and extremely low skew in propagation.Type: GrantFiled: February 1, 1995Date of Patent: May 21, 1996Assignee: North American Philips CorporationInventor: Brian C. Martin
-
Patent number: 5519338Abstract: An output buffer that controls the slew rate of its output signal is disclosed. The buffer includes a pull-up and a pull-down bipolar transistor coupled at a common output node in series between VDD and VSS. The buffer also includes a first set of parallel MOS devices coupled between the common output node and the base of the pull-down bipolar transistor. A second set of parallel MOS devices are coupled between the base of the pull-up output stage bipolar transistor and VDD. The gates of each set of MOS devices are coupled to a digital select signal. The amount of current driving the base of each of the pull-up and pull-down transistors (when they are enabled) is determined by the number of MOS devices enabled by the digital select signal. Thus, the buffer of the present invention is able to adjust the slew rate of its output signal to accommodate different loads coupled to the common output node.Type: GrantFiled: September 14, 1994Date of Patent: May 21, 1996Assignee: MicroUnity Systems Engineering, Inc.Inventors: John G. Campbell, Ban P. Wong
-
Patent number: 5512854Abstract: A data output buffer for a semiconductor memory device having a plurality of memory cells, each of the memory cells storing a data signal. The data output buffer comprises: an input line for inputting the data signal from each of the memory cells; a pull-up driver connected between a supply voltage source and an output line, the pull-up driver being driven in response to a first logic of the data signal from the input line; a pull-down driver connected between a ground voltage source and the output line, the pull-down driver being driven complementarily to the pull-up driver in response to a second logic of the data signal from the input line; at least one auxiliary pull-up driver connected in parallel to the pull-up driver; and a controller for driving the at least one auxiliary pull-up driver for a predetermined time period from a start portion of the first logic of the data signal from the input line.Type: GrantFiled: December 28, 1994Date of Patent: April 30, 1996Assignee: Hyundai Electronics Industries Co., Inc.Inventor: Kee W. Park
-
Patent number: 5500610Abstract: An output buffer circuit for supplying a current to an output pad of an integrated circuit comprises an output driver circuit and a feedback circuit. The output driver circuit includes a first current supply element for supplying a small current to the output pad in response to an input logic signal. The feedback circuit includes a second current supply element for supplying a large current to the output pad and a circuit for generating a feedback voltage to control the second current supply element. The feedback voltage is responsive to the input logic signal and inversely follows the output pad voltage when the output pad voltage crosses a threshold. The output buffer provides excellent short circuit protection.Type: GrantFiled: October 8, 1993Date of Patent: March 19, 1996Assignee: Standard Microsystems Corp.Inventor: Steven Burstein
-
Patent number: 5489861Abstract: An output buffer circuit with edge-rate control capable of maintaining both rising and falling edge-rates within narrow specifications in the face of wide variations in load impedance. In particular, the output buffer of the present invention is intended for coupling to a common bus whereby it may be presented with very low resistive impedance loads and varying capacitive loads. The control schemes for both the pull-up and the pull-down parts of the circuit of the present invention utilize in part fixed currents charging a selected capacitance in order to achieve a metering of the charging or discharging current at the buffer's output. For the pull-down part of the circuit a dual MOS/Bipolar pull-down scheme is used, with the MOS transistors sequentially turning on in a gradual fashion so as to smooth the onset of current sinking. Subsequently, after a measured delay, a bipolar pull-down transistor is turned on.Type: GrantFiled: December 20, 1993Date of Patent: February 6, 1996Assignee: National Semiconductor CorporationInventor: Michael J. Seymour
-
Patent number: 5485106Abstract: An efficient high-speed ECL to CMOS logic converter for BiCMOS integrated circuits. In one embodiment, a differential amplifier compares an ECL input signal to an ECL reference voltage and generates a pair of complementary intermediate signals on a corresponding pair of differential output nodes. The differential amplifier has two load resistors coupled in series with a common load resistor which limits the upper voltage swing at the differential output nodes. A regenerative stage coupled to the differential output nodes switches between a partially on state and a fully on state in response to the complementary intermediate signals. A pair of inverter stages convert the complementary intermediate signals into a pair of CMOS level signals. A pair of complementary output drivers coupled to the respective complementary inverter stages provide current driving capability.Type: GrantFiled: April 5, 1994Date of Patent: January 16, 1996Assignee: Sun Microsystems, Inc.Inventors: Robert J. Drost, David M. Murata, Robert J. Bosnyak, Mark R. Santoro, Lee S. Tavrow
-
Patent number: 5432462Abstract: The present invention includes an input buffer circuit (10) having sleep mode and bus hold capability. An input section (11) of the buffer circuit is operated from an operating voltage which is lower than a supply voltage of the buffer circuit thereby minimizing the static power dissipation. Sleep mode circuitry (15, 36, 38) is included for effectively disconnecting an input signal from the rest of the buffer circuit thereby minimizing dynamic power dissipation. Bus hold circuitry (40) is included for holding the logic state appearing at an output of the input buffer circuit when the input signal is removed thereby further reducing the static power dissipation.Type: GrantFiled: April 30, 1993Date of Patent: July 11, 1995Assignee: Motorola, Inc.Inventors: Carlos D. Obregon, Michael A. Wells, Eric D. Neely
-
Patent number: 5428302Abstract: A semiconductor logic circuit apparatus includes a plurality of logic circuits each including complementary field effect transistors, and a plurality bipolar transistors associated with the respective ones of the logic circuits. When any one of the outputs of the logic circuits becomes high, an associated bipolar transistor becomes conductive to cause an output terminal of the apparatus to be charged from a voltage supply. With all the outputs of the logic circuits being low, all of the bipolar transistors are non-conductive, and a current supply coupled between the output terminal and ground dicharges charge on the output terminal.Type: GrantFiled: April 22, 1993Date of Patent: June 27, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yasunobu Nakase