With Choice Between Multiple Delayed Clocks Patents (Class 327/152)
-
Patent number: 8415996Abstract: Methods, circuits, and apparatus for correcting the phase of a clock signal are presented. In one method, an operation is included for receiving, from a plurality of input lines, a plurality of input clock signals with respective input clock phases. The input clock phases form an ordered sequence of clock phases. The method further includes an operation for transmitting, over a plurality of output lines, a plurality of output clock signals with respective output clock phases. The input and output lines are coupled to a serially coupled ring of resistors, where each resistor in the ring has a terminal coupled to an input line and the other terminal coupled to an output line. Further, each output clock phase has a value that is between successive input clock phases of the ordered sequence of clock phases.Type: GrantFiled: June 24, 2011Date of Patent: April 9, 2013Assignee: Altera CorporationInventor: Wai Tat Wong
-
Patent number: 8392744Abstract: Apparatus, systems, and methods are disclosed that operate to adjust power received by a clock distribution network at least partially based on operating conditions of an integrated circuit. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: October 3, 2011Date of Patent: March 5, 2013Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 8379771Abstract: A data receiver identifies an alignment symbol in a parallel data stream including encoded symbols, generates a bit order indicator indicating a bit order of the alignment symbol identified in the parallel data stream, and generates a symbol stream including the encoded symbols. Further, the data receiver decodes symbols in the symbol stream and generates a bit polarity indicator indicating a bit polarity of the parallel data stream based on the decoded symbols. Additionally, the data receiver generates a formatted symbol stream having a predetermined bit order and a predetermined bit polarity, based on the symbol stream, the bit order indicator, and the bit polarity indicator. In some embodiments, the data receives a serial data stream and generates the parallel data stream by deserializing data in the serial data stream.Type: GrantFiled: September 7, 2010Date of Patent: February 19, 2013Assignee: Integrated Device Technology, Inc.Inventors: Alex C. Reed, IV, Shriram Kulkarni
-
Patent number: 8351560Abstract: A system and method is provided for phase interpolator based transmission clock control. The system includes a transmitter having a phase interpolator coupled to a master timing generator and a transmission module. The phase interpolator is also coupled to a receiver interpolator control module and/or an external interpolator control module. When the system is operating in repeat mode, the transmitter phase interpolator receives a control signal from a receiver interpolator control module. The transmitter phase interpolator uses the signal to synchronize the transmission clock to the sampling clock. When the system is operating in test mode, a user defines a transmission data profile in an external interpolator control module. The external interpolator control module generates a control signal based on the profile. The transmitter phase interpolator uses the signal to generate a transmission clock that is used by the transmission module to generate a data stream having the desired profile.Type: GrantFiled: September 21, 2011Date of Patent: January 8, 2013Assignee: Broadcom CorporationInventors: Aaron W. Buchwald, Michael Le, Hui Wang, Howard A. Baumer, Pieter Vorenkamp
-
Patent number: 8339165Abstract: A phase locked loop (PLL) device is configurable in an analog phase locked loop and a hybrid analog-digital phase locked loop. In an analog mode, at least a phase detector, an analog loop filter, and a voltage controlled oscillator (VCO), are connected to form an analog loop. In a digital mode, at least the phase detector, the voltage controlled oscillator (VCO), a time to digital converter (TDC), a digital loop filter and a digital to analog converter (DAC) are connected to form the hybrid digital-analog loop.Type: GrantFiled: December 7, 2009Date of Patent: December 25, 2012Assignee: QUALCOMM IncorporatedInventors: Jeremy D. Dunworth, Gary J. Ballantyne, Bhushan S. Asuri
-
Patent number: 8330508Abstract: Embodiments of phase-generation circuitry and methods for generating a multiphase signal with duty-cycle correction are generally described herein. The phase-generation circuitry may include a plurality of controllable delay stages arranged in series and phase detector circuitry. Each delay stage may be configured to phase shift a differential signal based on a control signal. The phase detector circuitry may be configured to generate the control signal based on a first time difference and a second time difference. The first time difference may be a time difference between rising edges of a first component of the differential signal and a second component of a phase-shifted signal. The second time difference may be a time difference between falling edges of the first component of the differential signal and the second component of the phase-shifted signal. Other circuits, systems, and methods are described.Type: GrantFiled: April 23, 2010Date of Patent: December 11, 2012Assignee: Micron Technology, Inc.Inventors: Feng Lin, Roman Andreas Royer
-
Patent number: 8311176Abstract: A system and method for performing clock and data recovery. The system sets the phase of a recovered clock signal 30 according to at least three estimates of the rate of change of an offset between the frequency of the data transmitter clock and the frequency of a receiver clock 15.Type: GrantFiled: September 5, 2007Date of Patent: November 13, 2012Assignee: Rambus Inc.Inventors: Hae-Chang Lee, Thomas H. Greer, III, Jade M. Kizer, Brian S. Leibowitz, Mark A. Horowitz
-
Patent number: 8278981Abstract: A variable delay circuit includes at least a fixed delay unit, a first selection unit, and variable delay unit. The fixed delay unit receives an input signal and a first delay selection signal indicative of a first delay, and outputs a first delayed signal that is substantially the input signal delayed by the first delay. The first selection unit receives the input signal, the first delayed signal, and a second delay selection signal, and outputs either the input signal or the first delayed signal based on the second delay selection signal to the variable delay unit. The variable delay unit also receives a third delay selection signal indicative of a third delay, and outputs a output signal that is substantially the output signal of the selection unit delayed by a third delay. The first delay is 0 or X multiples of M delay units. The third delay is a delay selected from 0 to N delay units.Type: GrantFiled: December 14, 2009Date of Patent: October 2, 2012Assignee: Hynix Semiconductor Inc.Inventors: Hae-Rang Choi, Yong-Ju Kim, Sung-Woo Han, Hee-Woong Song, Ic-Su Oh, Hyung-Soo Kim, Tae-Jin Hwang, Ji-Wang Lee, Jae-Min Jang, Chang-Kun Park
-
Patent number: 8238508Abstract: A device for extracting a clock signal from a baseband serial signal, includes an injection-locked oscillator (19), a phase-locked loop (25) including a digital phase detector (26). The oscillator (19) includes a digital input for controlling the value of its natural frequency, and the phase-locked loop (25) includes a counting circuit (30, 35) aggregating the relative values of the digital signal supplied by the digital phase detector (26) and supplying a control signal in digital form for the oscillator (19).Type: GrantFiled: April 4, 2008Date of Patent: August 7, 2012Assignee: Centre National d'Etudes Spatiales (C.N.E.S.)Inventors: Michel Pignol, Claude Neveu, Yann Deval, Jean-Baptiste Begueret, Olivier Mazouffre
-
Patent number: 8228101Abstract: Methods, circuits and systems for balanced distribution of source-synchronous clock signals are described. Multiple data sets together with one or more clock signals associated with the multiple data sets may be received at a number of interface devices. The multiple data sets may be captured in a number of data buffers. The clock signals may be programmably distributed to a group of the multiple data buffers that retain the one or more data sets, using a balanced clock network. Additional methods, circuits, and systems are disclosed.Type: GrantFiled: September 14, 2009Date of Patent: July 24, 2012Assignee: Achronix Semiconductor CorporationInventors: Rahul Nimaiyar, Ravi Sunkavalli
-
Patent number: 8222932Abstract: A phase-locked loop includes: a voltage-controlled oscillator (VCO) system receiving one or more control signals and in response thereto generating a PLL output signal; a plurality of phase detectors for comparing a reference signal having a reference frequency to a PLL feedback signal having a PLL feedback frequency derived from the PLL output signal, and in response thereto to output a comparison signal; and a plurality of signal processing paths each connected to an output of a corresponding one of the phase detectors for outputting a phase detection output signal. The signal processing paths have different frequency responses from each other. In operation only one of the phase detectors is activated, and a switching arrangement selectively switches between outputs of the signal processing paths to select the phase detection output signal from the activated phase detector to generate the control signal(s) for the VCO system.Type: GrantFiled: February 23, 2010Date of Patent: July 17, 2012Assignee: Agilent Technologies, Inc.Inventor: Murat Demirkan
-
Publication number: 20120121051Abstract: A novel receive timing manager is presented. The preferred embodiment of the present invention comprises an edge detection logic to detect the data transition points, a plurality of data flip-flops for storing data at different sample points, and a multiplexer to select the ideal sample point based on the transition points found. A sample window is made with multiple samples. The sample window size can be designed smaller or greater than the system clock period based on the data transfer speed and accuracy requirement.Type: ApplicationFiled: January 25, 2012Publication date: May 17, 2012Applicant: Texas Instruments IncorporatedInventors: Denis Roland Beaudoin, Ritesh Dhirajlal Sojitra, Gregory Lee Christison
-
Publication number: 20120106264Abstract: Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.Type: ApplicationFiled: January 12, 2012Publication date: May 3, 2012Applicant: ALTERA CORPORATIONInventors: Yan Chong, Bonnie I. Wang, Chiakang Sung, Joseph Huang, Michael H.M. Chu
-
Patent number: 8125252Abstract: Multi-phase signal generators and methods for generating multi-phase signals are described. In one embodiment, the clock generator generates quadrature clock signals including those having 90, 180, 270 and 360 degrees phase difference with a first clock signal. One of the intermediate clock signals may be used as an enable signal to guide locking of all signals. For example, the 180 degree clock signal may be inverted and used as an enable signal to guide locking of the initial and 360 degree signals in a single phase adjustment procedure. The 0 and 360 degree signals may be delayed before their phase is compared to compensate for duty cycle error in the clock signals.Type: GrantFiled: March 23, 2011Date of Patent: February 28, 2012Assignee: Micron Technology, Inc.Inventor: Yantao Ma
-
Patent number: 8116321Abstract: A router, for routing at least one input signal to at least one output, comprises at least one input module and at least one output module. Each of the input and output modules includes at least one clock selector circuit for selecting from among a first and second clock signal, and an oscillator signal, as a common output clock signal for the at least first router, based in part on whether at least one of the first and second clock signals has toggled. The clock selector circuit provides redundancy as well as distribution of clock signals among elements within each module.Type: GrantFiled: June 1, 2005Date of Patent: February 14, 2012Assignee: Thomson LicensingInventors: Carl Christensen, David Lynn Bytheway, Lynn Howard Arbuckle, Randall Geovanny Redondo
-
Patent number: 8090973Abstract: An interconnection system is described where data lanes may be exchanged between lines at intervals along a transmission path so that the differential time delay between bits on a plurality of the lines is reduced when determined at a receiving location. The data lanes may be bound to the lines through the operation of a configurable switch, or by a configurable switch in conjunction with predetermined manufactured connections, or a combination of the techniques. The wiring of a connectorized node module, which may include a memory device, may be configured so that the differential time delay between pairs of input lines of a node, as measured at the output of a node, is reduced.Type: GrantFiled: November 15, 2010Date of Patent: January 3, 2012Assignee: Violin Memory, Inc.Inventor: Jon C. R. Bennett
-
Patent number: 8081020Abstract: A delay-lock loop receives an input clock signal from the output of a programmable divider that receives a reference clock signal. The delay-lock loop includes a voltage-controlled delay line generating a plurality of delayed clock signals having different phases. A plurality of the delayed clock signals are combined to generate a plurality of output signals. During an initialization period, an initialization circuit sets the delay of the delay line to a minimum delay value and then compares this delay value to the period of the input clock signal. Based on this comparison, the initialization circuit programs the programmable divider and adjusts the number of delayed clock signals combined to generate the output signals. More specifically, as the frequency of the reference clock signal increases, the divider is programmed to divide by a greater number, and a larger number of delay clock signals are combined to generate the output signals.Type: GrantFiled: May 20, 2011Date of Patent: December 20, 2011Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 8055930Abstract: An integrated circuit device may include a main clock signal input pad configured to receive a main clock signal having a main clock frequency, a high speed clock signal input pad configured to receive a high speed clock signal having a high speed clock frequency greater than the main clock frequency, a frequency divider, and a phase controller. The frequency divider may be configured to generate a plurality of preliminary internal clock signals responsive to the high speed clock signal wherein each of the preliminary internal clock signals has the same main clock frequency and a different phase.Type: GrantFiled: August 26, 2008Date of Patent: November 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seungjun Bae, JinGook Kim, Kwangil Park, Daehyun Chung
-
Patent number: 8050373Abstract: A system and method is provided for phase interpolator based transmission clock control. The system includes a transmitter having a phase interpolator coupled to a master timing generator and a transmission module. The phase interpolator is also coupled to a receiver interpolator control module and/or an external interpolator control module. When the system is operating in repeat mode, the transmitter phase interpolator receives a control signal from a receiver interpolator control module. The transmitter phase interpolator uses the signal to synchronize the transmission clock to the sampling clock. When the system is operating in test mode, a user defines a transmission data profile in an external interpolator control module. The external interpolator control module generates a control signal based on the profile. The transmitter phase interpolator uses the signal to generate a transmission clock that is used by the transmission module to generate a data stream having the desired profile.Type: GrantFiled: June 28, 2004Date of Patent: November 1, 2011Assignee: Broadcom CorporationInventors: Aaron W. Buchwald, Michael Le, Hui Wang, Howard A. Baumer, Pieter Vorenkamp
-
Patent number: 8035429Abstract: A semiconductor device includes a plurality of synchronization clock generators configured to generate a plurality of synchronization clock signals by mixing phases of first and second source clock signals having an identical frequency, a first clock transmission path configured to sequentially apply the first source clock signal to the plurality of synchronization clock generators by transferring the first source clock signal in a forward direction, a second clock transmission path configured to sequentially apply the second source clock signal to the plurality of synchronization clock generators by transferring the second source clock signal in a backward direction, and a plurality of data output units configured to synchronize a plurality of data with the plurality of synchronization clock signals and outputting the synchronized plurality of data.Type: GrantFiled: June 18, 2009Date of Patent: October 11, 2011Assignee: Hynix Semiconductor Inc.Inventor: Tae-Kyun Kim
-
Patent number: 8032778Abstract: Apparatus, systems, and methods are disclosed that operate to adjust power received by a clock distribution network at least partially based on operating conditions of an integrated circuit. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: March 19, 2008Date of Patent: October 4, 2011Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 8028186Abstract: An interconnection system is described where data lanes may be exchanged between lines at intervals along a transmission path so that the differential time delay between bits on a plurality of the lines is reduced when determined at a receiving location. The data lanes may be bound to the lines through the operation of a configurable switch, or by a configurable switch in conjunction with predetermined manufactured connections, or a combination of the techniques. The wiring of a connectorized node module, which may include a memory device, may be configured so that the differential time delay between pairs of input lines of a node, as measured at the output of a node, is reduced.Type: GrantFiled: October 17, 2007Date of Patent: September 27, 2011Assignee: Violin Memory, Inc.Inventor: Jon C. R. Bennett
-
Patent number: 7970092Abstract: A phase comparison process in a timing recovery process for high-speed data communication defines a data window and compares the phase of a clock in the window with the phase of an edge of data so as to realize a parallel process, wherein the phase comparison and the process of determining whether a data edge lies within the window are performed in parallel to each other, and the phase comparison result is output only if the data edge lies within the window. With this configuration, it is possible to perform an accurate phase comparison process with no errors without requiring high-precision delay circuits.Type: GrantFiled: March 10, 2006Date of Patent: June 28, 2011Assignee: Panasonic CorporationInventors: Yukio Arima, Toru Iwata, Makoto Miyake, Takefumi Yoshikawa
-
Patent number: 7915934Abstract: A delay locked loop circuit includes a clock buffering block to generate first and second internal clocks corresponding to first and second edges of a source clock in response to a clock buffering control signal, respectively, wherein generation of the second internal clock is controlled by a duty correcting operation terminating signal and a delay locking signal, a delay locking block to compare phases of the first and second internal clocks with those of first and second feedback clocks, respectively, to enable the delay locking signal according to a delay locking and delay the first and second internal clocks as many as times corresponding to the comparison results, respectively, thereby outputting first and second delay locking clocks, a duty correcting block to mix phases of the first and second delay locking clocks, and a first signal generating block to generate the duty correcting operation terminating signal.Type: GrantFiled: April 21, 2009Date of Patent: March 29, 2011Assignee: Hynix Semiconductor Inc.Inventor: Young-Jun Ku
-
Patent number: 7916561Abstract: A variable delay circuit successively delays an input clock to generate a plurality of delayed clocks having different phases. A phase comparison circuit receives a first reference clock, which is either one of the delayed clocks or the input clock, and a second reference clock, which is one of the delayed clocks and whose phase lags behind that of the first reference clock, specifies a validated interval for the second reference clock, and compares the phases of the first and second reference clocks according to voltage levels of the first and second reference clocks only during the validated interval. A delay control circuit controls a delay time in the variable delay circuit according to a result of the comparison obtained by the phase comparison circuit.Type: GrantFiled: December 11, 2008Date of Patent: March 29, 2011Assignee: Panasonic CorporationInventors: Norihide Kinugasa, Mitsuhiko Otani, Naohisa Hatani, Takayasu Kitou
-
Publication number: 20110062998Abstract: To include a first level shift circuit that converts a first internal clock signal having an amplitude value of a first voltage into a second internal clock signal having an amplitude value of a second voltage, a second level shift circuit that converts a first internal data signal having the amplitude value of the first voltage into a second internal data signal having the amplitude value of the second voltage, a clock dividing circuit that generates third and fourth internal clock signals, which are complementary signals, based on the second internal clock signal, and an output circuit that outputs external data signals continuously from a data output terminal in synchronization with the third and fourth internal clock signals based on the second internal data signal. According to the present invention, because a level shift of a signal is performed before it is input to the output circuit, there occurs no skew in output data.Type: ApplicationFiled: August 31, 2010Publication date: March 17, 2011Applicant: Elpida Memory, Inc.Inventors: Shingo Mitsubori, Kazutaka Miyano
-
Publication number: 20110057691Abstract: The receiving apparatus according to the present invention includes a multi-phase clock generating circuit, a latch component, an error check component, and a selector circuit. The multi-phase clock generating circuit generates a plurality of clocks, phases of which are different from each other. The latch component receives an external data divided into two or more and the plurality of the clocks, and concurrently obtains a plurality of data, clock-timing of which is different from each other, by latching the external data by different clocks. The error check component detects an error of the respective data. The selector circuit selects data judged as no-error data from the plurality of the data, and outputs the selected data as received data. According to the circuit configuration like this, it is possible to precisely receive the data.Type: ApplicationFiled: September 2, 2010Publication date: March 10, 2011Applicant: Renesas Electronics CorporationInventor: Yasuhiro HIRASHIMA
-
Patent number: 7900129Abstract: An apparatus for locking out a source synchronous strobe receiver, including a delay-locked loop (DLL) and receivers. The DLL receives a reference clock, and generates a select vector and an encoded select vector. The select vector is employed to select a delayed version of the reference clock that lags the reference clock by a prescribed number of cycles. The select vector is reduced by an amount and is gray encoded to indicate the lockout time. The receivers are each coupled to the delay-locked loop. Each of the receivers receives the encoded select vector and a corresponding strobe, and locks out reception of the corresponding strobe for the lockout time following transition of the corresponding strobe. The encoded select vector is employed by a gray code mux therein to determine the lockout time by selecting a delayed version of the corresponding strobe.Type: GrantFiled: March 19, 2007Date of Patent: March 1, 2011Assignee: VIA Technologies, Inc.Inventors: Darius D. Gaskins, James R. Lundberg
-
Patent number: 7893724Abstract: Circuits and methods for aligning two or more signals including a first and second signal. In one embodiment, a shift register generates two or more shifted copies of the second signal, and each of a plurality of phase detectors receives the first signal and one of the shifted copies of the second signal, each phase detector providing an output indicating whether the first signal is substantially aligned with the shifted copy of the second signal. A multiplexer may also be provided for receiving each of the shifted copies of the second signal, the multiplexer having a plurality of select lines coupled with the output signals of the phase detectors. Some embodiments may include a power saving mode.Type: GrantFiled: November 13, 2007Date of Patent: February 22, 2011Assignee: Cypress Semiconductor CorporationInventors: Nathan Moyal, Jonathon Stiff
-
Patent number: 7826582Abstract: A system and method for performing output clock phase smoothing. A phase smoothing circuit is described and includes a numerically-controlled oscillator (NCO) configured to produce a plurality of NCO clock pulses at a selectable frequency that is based on an input clock. Edges of the plurality of NCO clock pulses are aligned to edges of the input clock. A phase error calculation module is coupled to the NCO and is configured to generate a corresponding phase error for each of the plurality of NCO clock pulses. A clock phase selectable delay is coupled to the phase error calculation module and is configured to adjust each of the plurality of NCO clock pulses according to the corresponding phase error to generate an output clock at the selectable frequency that are phase-adjusted to more closely match an ideal output clock phase. Edges of the output clock need not necessarily align to the edges of the input clock.Type: GrantFiled: September 18, 2006Date of Patent: November 2, 2010Assignee: National Semiconductor CorporationInventors: Mark D. Kuhns, Daniel L. Simon
-
Patent number: 7721137Abstract: A bus receiver receives at least one first signal and a second signal both generated from a chip connected to a parallel bus. The bus receiver includes a receiving module and a deskewing module. The receiving module is electrically connected to the parallel bus and receives the first signal and the second signal transmitted through the parallel bus. The deskewing module is electrically connected to the receiving module and deskews the phase of the first signal and the phase of the second signal. The first signal and the second signal are in the same phase.Type: GrantFiled: August 31, 2006Date of Patent: May 18, 2010Assignee: Via Technologies, Inc.Inventors: Ming-Te Lin, Chi Chang
-
Patent number: 7688653Abstract: A plurality of improved memory systems employing a phase detection system in conjunction with either a synchronous mirror delay or a delay-locked loop, and related methods of operation, are disclosed. The memory systems determine timing characteristics among multiple signals and, based upon those timing characteristics, vary which clock-related signal is output. The improvement relates in part to the incorporation of a clock divider that reduces the frequency of the clock signals utilized by the system. Due to the incorporation of the clock divider and an edge recovery device, attenuation, power dissipation and duty cycle distortion associated with propagation of the clock signal(s) are reduced. Further, the reduction in frequency of the clock signals allows for numerous differently-phased clock signals to be generated within the system, which allows for finer timing comparisons to be performed, thus allowing for finer selections to be made in relation to which clock-related signal is output.Type: GrantFiled: September 25, 2008Date of Patent: March 30, 2010Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 7659759Abstract: An external clock round-trips a round-trip delay block configured by a selector and a short delay array, and is made capable of corresponding to a wide frequency by generating a long delay time required for synchronization at the time of a low frequency operation. Further, when a plurality of phase comparators are disposed, in both cases where comparing phases all at once and comparing phases one after another, it is possible to complete the phase synchronization within a short time by making a delay amount variable.Type: GrantFiled: July 29, 2008Date of Patent: February 9, 2010Assignee: Renesas Technology Corp.Inventors: Hiroaki Nakaya, Yasuhiko Sasaki
-
Patent number: 7636001Abstract: A digital DLL circuit includes: a first register configured to hold a first delay specifying value to specify a delay of a rising edge side of a signal; a second register configured to hold a second delay specifying value to specify a delay of a falling edge side of a signal; and a digitally-controlled variable delay circuit configured to be allowed to individually control delays of a rise side and a fall side of a signal. The digital DLL circuit further includes a control circuit configured to implement control so that a rise-side delay and a fall-side delay by the variable delay circuit are kept at the first delay specifying value of the first register and the second delay specifying value of the second register, respectively.Type: GrantFiled: February 20, 2007Date of Patent: December 22, 2009Assignee: Sony CorporationInventor: Ichiro Kumata
-
Patent number: 7622971Abstract: A delay locked loop circuit includes a phase detector configured to compare a phase of a reference clock signal with a phase of an output clock signal and to output a comparison signal, a control voltage generator configured to output a control voltage based on the comparison signal, a voltage controlled delay line comprising a plurality of delay elements and configured to delay the reference clock signal based on the control voltage and to output the output clock signal, and a control voltage initializer configured to generate digital codes based on characteristics of the voltage controlled delay line and to generate an initial control voltage based on the digital codes.Type: GrantFiled: June 12, 2007Date of Patent: November 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Moon-Sook Park, Young-Don Choi
-
Patent number: 7602386Abstract: A reference clock signal generation circuit for generating a reference clock signal for a charge-pump operation which raises or lowers a voltage includes a clock signal generation circuit which generates a reference clock signal having one of first to nth (n is an integer of two or more) frequencies, a wait time setting register in which a value corresponding to a wait time is set, and a frequency setting register in which a value corresponding to one of the first to nth frequencies is set. The clock signal generation circuit generates the reference clock signal having a predetermined frequency in a start period from start of the charge-pump operation to completion of the wait time, and generates the reference clock signal having a frequency corresponding to the value set in the frequency setting register in an operation period after the start period.Type: GrantFiled: May 18, 2006Date of Patent: October 13, 2009Assignee: Seiko Epson CorporationInventor: Kazuhiro Maekawa
-
Patent number: 7599245Abstract: An output controller includes: an output enable signal generator for generating corresponding ones among a plurality of output enable signals based on a preset column address strobe (CAS) latency, each of the output enable signals having information relating to a delay time from an activation timing of a CAS signal; and an output driving signal generator for receiving the plurality of output enable signals corresponding to the preset CAS latency and outputting rising and falling output driving signals for controlling an output timing of data.Type: GrantFiled: October 16, 2008Date of Patent: October 6, 2009Assignee: Hynix Semiconductor, Inc.Inventor: Hoon Choi
-
Patent number: 7587014Abstract: A digital frequency/phase recovery circuit includes a comparator with hysteresis, a counter, a frequency determiner, a multi-phase clock generator, a transition detector, a phase adjuster, and a multiplexer. The comparator with hysteresis receives the input signal and generates a comparison signal. The counter receives the comparison signal, calculates the pulse number of the comparison signal in one period, and outputs a pulse value. The frequency determiner receives the pulse value, calculates the frequency of the input signal, and generates a frequency value. The multi-phase clock generator receives the frequency value and generates multi-phase reference clocks according to the frequency value. The transition detector receives the comparison signal and generates a transition signal.Type: GrantFiled: December 28, 2005Date of Patent: September 8, 2009Assignee: Sunext Technology Co., Ltd.Inventor: Wen-Chang Lin
-
Patent number: 7579889Abstract: The provided delay lock loop delaying an input signal includes a quadrature generator, a voltage controller and a delay cell. The input signal is inputted into the quadrature generator and the delay cell. A phase-changing signal from the quadrature generator and a delay signal respectively from the delay cell are inputted into the voltage controller at the same time so that a control voltage inputted into the delay cell to control a delay time of the delay signal is generated. Also, the provided phase angle generator generates an output signal in an arbitrary phase.Type: GrantFiled: June 11, 2007Date of Patent: August 25, 2009Assignee: Holtek Semiconductor Inc.Inventors: Chih-Wei Yang, Chien-Hsun Lee
-
Patent number: 7543090Abstract: An apparatus for locking out a source synchronous strobe receiver, including a delay-locked loop (DLL) and receivers. The DLL receives a reference clock, and generates a select vector and an encoded select vector. The select vector is employed to select a delayed version of the reference clock that lags the reference clock by a prescribed number of cycles. The select vector is reduced by an amount and is gray encoded to indicate a first time. The receivers are each coupled to the delay-locked loop. Each of the receivers receives the encoded select vector and a corresponding strobe, and locks out reception of die corresponding strobe for a configurable lockout lime following transition of the corresponding strobe. The encoded select vector is employed by a gray code mux therein to determine the configurable lockout time by selecting a delayed version of the corresponding strobe.Type: GrantFiled: March 19, 2007Date of Patent: June 2, 2009Assignee: VIA Technologies, Inc.Inventor: James R. Lundberg
-
Patent number: 7525354Abstract: Methods, circuits, devices, and systems are provided, including embodiments with local coarse delay units. One embodiment includes generating a first delayed signal, a second delayed signal, and a third delayed signal by delaying a clock reference signal with various time delays of a coarse delay line and local coarse delay units. This method embodiment also includes generating a clock output signal based on the first delayed signal, the second delayed signal, or the third delayed signal, depending on a phase difference between the clock reference signal and the clock output signal.Type: GrantFiled: June 9, 2006Date of Patent: April 28, 2009Assignee: Micron Technology, Inc.Inventors: Tyler J. Gomm, Kang Y. Kim
-
Patent number: 7505542Abstract: A low jitter digital frequency synthesizer includes a first counter module, a second counter module, a snapshot module, an error value generation module, and a tapped delay line. The first counter module counts intervals of M cycles of an input clock to produce a first count. The second counter module count intervals of D cycles of an output clock to produce a second count, wherein an average rate of the output clock corresponds to M/D times a rate of the input clock. The snapshot module periodically takes a snapshot of the first and second counts to produce snapshots. The error value generation module generates a modulated error value based on the snapshots and a modulation value, where the modulation value is used to spread the spectrum of the output clock. The tapped delay line module produces the output clock based on the modulated error value.Type: GrantFiled: August 1, 2005Date of Patent: March 17, 2009Assignee: XILINX, Inc.Inventor: Austin H. Lesea
-
Patent number: 7489587Abstract: Some embodiments of the invention include a delay locked loop having a delay line for delaying an input signal. The input signal is generated from a first signal. A delay controller controls the delay line to adjust the timing relationship between the first signal and an internal signal. The delay locked loop also includes cycle control circuitry for controlling the cycle time of the signal entering the delay line and the cycle time of the signal exiting the delay line.Type: GrantFiled: July 19, 2006Date of Patent: February 10, 2009Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Paul A. Silvestri
-
Patent number: 7482848Abstract: Internal clock generation circuits are provided that include a first delay circuit that is responsive to a first clock signal, a coarse locking circuit that includes at least one analog synchronous mirror delay circuit, the coarse locking circuit responsive to an output from the first delay circuit and to the first clock signal, a voltage controlled delay circuit that is responsive to an output of the coarse locking circuit and to a voltage control signal, a second delay circuit that is responsive to an output of the voltage controlled delay circuit and a fine locking block that is responsive to an output of the second delay circuit and the first clock signal that is configured to generate the voltage control signal. Additionally, improved ASMD circuits are also disclosed, as are methods of generating an internal clock signal.Type: GrantFiled: July 8, 2005Date of Patent: January 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Young Lee
-
Patent number: 7474130Abstract: A voltage-to-current converter providing an output current with compensation for process-voltage-temperature (PVT) variations of a component in the voltage-to-current converter. The voltage-to-current converter includes a first voltage-to-current converter branch, a second voltage-to-current converter branch, and a compensation current path. The first voltage-to-current converter provides a first current to the output of the voltage-to-current converter based on a variable control voltage. The second voltage-to-current converter branch provides a second current based on a fixed voltage. The compensation current path provides a compensation current from the second voltage-to-current branch to the first voltage-to-current converter branch compensating variations in the first current caused by the PVT variations of the component in the first voltage-to-current converter branch.Type: GrantFiled: February 6, 2007Date of Patent: January 6, 2009Assignee: iWatt Inc.Inventors: Ping Lo, Xuecheng Jin
-
Publication number: 20080290913Abstract: A clock signal switching device includes: a plurality of signal synchronization generation means for generating mask signals and synchronized switching signals; a plurality of clock signal mask means for generating masked clock signals; a synchronized switching signal selection means for selecting one from among the synchronized switching signals; and a masked clock signal selection means for selecting one from among the masked clock signals.Type: ApplicationFiled: August 1, 2008Publication date: November 27, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Shinichi HASHIMOTO, Tadahiro Yoshida, Ryogo Yanagisawa
-
Patent number: 7453970Abstract: Provided are a clock signal selecting apparatus and method that can guarantee the continuity of an output clock signal. The clock signal selecting apparatus and method can synchronize the phases of at least two clock signals by continuously controlling the phases of the clock signals. Accordingly, even when an active clock signal and a standby clock signal have different frequencies, it is possible to guarantee the continuity of the output clock signal regardless of whether the clock signals are switched from one to another. In addition, it is possible to guarantee the stability of the output clock signal.Type: GrantFiled: August 26, 2004Date of Patent: November 18, 2008Assignee: Electronics and Telecommunications Research InstituteInventors: Tae Sik Cheung, Bhum Cheol Lee, Bong Tae Kim
-
Patent number: 7449928Abstract: According to the present invention, there is provided a semiconductor device including: a phase locked loop circuit having, a phase frequency detector which receives a reference signal and a frequency-divided signal, and outputs a phase difference detection signal by performing phase comparison, a charge pump which receives the phase difference detection signal and outputs a charge pump signal by converting a voltage change into a current change, a loop filter which receives the charge pump signal, and outputs a control voltage by passing components having frequencies not more than a predetermined frequency, a voltage controlled oscillator which outputs a frequency signal having a frequency based on the control voltage, and a frequency divider which receives the frequency signal, and outputs the frequency-divided signal by dividing the frequency; a mask signal generator which generates a mask signal masking a timing at which the phase frequency detector compares phases of the frequency-divided signal and theType: GrantFiled: January 11, 2007Date of Patent: November 11, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Kobayashi
-
Patent number: 7446578Abstract: A spread spectrum clock generator is disclosed. The spread spectrum clock generator (SSCG) bases on the structure of the phase-lock loop. The SSCG uses the voltage control oscillator with multi-phase output function for outputting clock signals of different phases. The clock signals of different phases are selectively fed back to the phase frequency detector. In this way, the frequency of the output signal is changed, which achieves spreading spectrum.Type: GrantFiled: June 5, 2007Date of Patent: November 4, 2008Assignee: Etron Technology, Inc.Inventor: Hsien-Sheng Huang
-
Patent number: 7443743Abstract: A plurality of improved memory systems employing a phase detection system in conjunction with either a synchronous mirror delay or a delay-locked loop, and related methods of operation, are disclosed. The memory systems determine timing characteristics among multiple signals and, based upon those timing characteristics, vary which clock-related signal is output. The improvement relates in part to the incorporation of a clock divider that reduces the frequency of the clock signals utilized by the system. Due to the incorporation of the clock divider and an edge recovery device, attenuation, power dissipation and duty cycle distortion associated with propagation of the clock signal(s) are reduced. Further, the reduction in frequency of the clock signals allows for numerous differently-phased clock signals to be generated within the system, which allows for finer timing comparisons to be performed, thus allowing for finer selections to be made in relation to which clock-related signal is output.Type: GrantFiled: August 13, 2007Date of Patent: October 28, 2008Assignee: Micron Technology, Inc.Inventor: Feng Lin