Synchronizing Patents (Class 327/141)
  • Patent number: 10429228
    Abstract: An apparatus for measuring the level of fuel in a fuel tank is disclosed. The apparatus comprises an in-tank measuring system that provides an oscillating output signal generated, for example, by an oscillator such as a multivibrator, where the oscillating output signal has a frequency corresponding to the fuel level. The in-tank measuring system includes a capacitive fuel probe mounted within the fuel tank to contact the fuel. The fuel probe has a capacitance that is a function of the level of the fuel. The oscillator is configured for mounting within the fuel tank at a position in close proximity to the capacitive fuel probe. The oscillator circuit uses the capacitance of the fuel probe to generate the oscillating output signal. A communication path communicates the oscillating output signal from the clock circuit to a circuit exterior to the fuel tank.
    Type: Grant
    Filed: May 13, 2013
    Date of Patent: October 1, 2019
    Assignee: The Boeing Company
    Inventors: Andrew M. Robb, Jason Bommer
  • Patent number: 10423206
    Abstract: In one embodiment, a processor includes a plurality of cores and a power controller. This power controller in turn may include a voltage ramp logic to pre-empt a voltage ramp of a voltage regulator from a first voltage to a second voltage, responsive to a request for a second core to exit a low power state. Other embodiments are described and claimed.
    Type: Grant
    Filed: August 31, 2016
    Date of Patent: September 24, 2019
    Assignee: Intel Corporation
    Inventors: Avinash N. Ananthakrishnan, Jeremy J. Shrall, Anupama Suryanarayanan, Ameya Ambardekar, Craig Topper, Eric R. Heit, Joseph M. Alberts
  • Patent number: 10404445
    Abstract: A receiver circuit for receiving data is described. The receiver circuit comprises a phase detector configured to receive an input data signal; a frequency path circuit configured to receive an output of the phase detector; and a false lock detection circuit configured to receive the output of the phase detector and an output of the frequency path circuit; wherein the false lock detection circuit detects a false lock of the receiver circuit to the input data signal based upon an output of the phase detector and provides a frequency offset to the frequency path circuit. A method of receiving data is also described.
    Type: Grant
    Filed: July 3, 2018
    Date of Patent: September 3, 2019
    Assignee: XILINX, INC.
    Inventors: Hongtao Zhang, Jinyung NamKoong, Winson Lin, Yohan Frans, Geoffrey Zhang
  • Patent number: 10380310
    Abstract: A hardware verification system includes, in part, a multitude of programmable devices and a system clock. The hardware verification system receives a circuit design and generates a variable period clock from the system clock by analyzing propagation delays in different signal paths of the circuit design. The variable period clock has a first period that occurs in each N cycles of the system clock and a second period that occurs in each M cycles of the system clock, in which M>N. The variable period clock is applied to at least one of the programmable devices to verify the circuit design.
    Type: Grant
    Filed: December 18, 2015
    Date of Patent: August 13, 2019
    Assignee: SYNOPSYS, INC.
    Inventors: Alexander Rabinovitch, Cedric Alquier
  • Patent number: 10380879
    Abstract: A sensor integrated circuit includes at least two processing channels responsive to the same or different analog input signals to generate respective processed signals. The two processing channels are non-homogenous and, in some embodiments have different processing accuracies. A checker circuit receives the first and second processed signals and is configured to detect a fault in the sensor integrated circuit when the first and second processed signals differ from each other by more than a predetermined amount.
    Type: Grant
    Filed: June 14, 2017
    Date of Patent: August 13, 2019
    Assignee: Allegro Microsystems, LLC
    Inventors: David J. Haas, Juan Manuel Cesaretti
  • Patent number: 10333741
    Abstract: Methods and systems are described for receiving signal elements corresponding to a first group of symbols of a vector signaling codeword over a first densely-routed wire group of a multi-wire bus at a first set of multi-input comparators (MICs), receiving signal elements corresponding to a second group of symbols of the vector signaling codeword over a second densely-routed wire group of the multi-wire bus at a second set of MICs, and receiving signal elements corresponding to the first and the second groups of symbols of the vector signaling codeword at a global MIC.
    Type: Grant
    Filed: April 27, 2017
    Date of Patent: June 25, 2019
    Assignee: KANDOU LABS, S.A.
    Inventors: Amin Shokrollahi, Ali Hormati, Armin Tajalli
  • Patent number: 10333692
    Abstract: Provided is a reception apparatus capable of shortening a time period until the original data and clock can be recovered from a digital signal after temporary superimposition of noise on the digital signal stops. A reception apparatus 20 includes a receiver unit 21, a voltage-controlled oscillator 22, a sampler unit 23, a control voltage generation unit 24, an error detection unit 25, a training control unit 26, and an equalizer control unit 27. The receiver unit 21 includes an equalizer unit 21A. When the error detection unit 25 detects an error of a digital signal, the reception apparatus 20 causes a phase/frequency comparison by the control voltage generation unit 24 to be stopped.
    Type: Grant
    Filed: March 16, 2015
    Date of Patent: June 25, 2019
    Assignee: THINE ELECTRONICS, INC.
    Inventor: Satoshi Miura
  • Patent number: 10324626
    Abstract: A control method of a control system includes storing output data to a memory according to a buffer pointer when a clock signal converts to a second level from a first level; storing input data to the memory according to the buffer pointer when the clock signal converts to the first level from the second level; and updating the buffer point.
    Type: Grant
    Filed: January 8, 2018
    Date of Patent: June 18, 2019
    Assignees: Inventec (Pudong) Technology Corp., Inventec Corporation
    Inventor: Chih-Lung Lin
  • Patent number: 10320401
    Abstract: An example digital-to-time converter (DTC) includes: a delay chain circuit having a plurality of delay cells coupled in sequence, the delay chain circuit including a first input to receive a first clock signal and a second input to receive a second clock signal; and a DEM controller coupled to the delay chain circuit to provide a plurality of control signals to the plurality of delay cells, respectively.
    Type: Grant
    Filed: October 13, 2017
    Date of Patent: June 11, 2019
    Assignee: XILINX, INC.
    Inventors: Augusto R. Ximenes, Bob W. Verbruggen, Christophe Erdmann
  • Patent number: 10312886
    Abstract: The present disclosure envisages an asynchronous clock gating circuitry and a method for designing the asynchronous clock gating circuitry. The asynchronous clock gating circuitry could be placed at the very beginning of the clock network, given its design and implementation logic. The asynchronous clock gating circuitry helps meet the timing requirement on the enable pin thereof. The asynchronous clock gating circuitry avoids cumbersome replication of cluck gating circuitry during physical implementation of the (circuit) design, and further helps reduce the power consumption levels in sequential circuits.
    Type: Grant
    Filed: June 14, 2016
    Date of Patent: June 4, 2019
    Assignee: INVECAS TECHNOLOGIES PVT. LTD
    Inventors: Gyan Prakash, Nidhir Kumar
  • Patent number: 10282209
    Abstract: The present invention discloses a speculative lookahead processing device and method to enhance the statistical performance of datapaths. The method comprises steps: entering an input signal to at least two datapath units in a round-robin way; outputting the correct value at the Nth cycle, and acquiring the speculation value at the Mth cycle beforehand to start the succeeding computation, wherein M and N are natural numbers and M is smaller than N; comparing the speculation value with the correct value at the Nth cycle to determine whether the speculation is successful; if successful, excluding extra activities; if not successful, deleting the succeeding computation undertaken beforehand and restarting the succeeding computation with the correct value.
    Type: Grant
    Filed: September 15, 2014
    Date of Patent: May 7, 2019
    Assignee: NATIONAL CHUNG CHENG UNIVERSITY
    Inventors: Tay-Jyi Lin, Jinn-Shyan Wang, Ting-Yu Shyu, Yi-Hsuan Ting
  • Patent number: 10270585
    Abstract: A hybrid numeric-analog clock synchronizer for establishing a clock or carrier locked to a frequency reference. The clock synchronizer is typically a clock multiplier and a jitter attenuator. The reference may have a low update rate. The synchronizer achieves high jitter rejection, low phase noise and wide frequency range. It can be integrated on chip.
    Type: Grant
    Filed: September 7, 2017
    Date of Patent: April 23, 2019
    Inventor: Christopher Julian Travis
  • Patent number: 10262089
    Abstract: A processor detects a phase difference between a feedback clock and a reference clock of a PLL circuit, generates, based on the phase difference, first frequency information indicating a candidate value of a frequency of an output clock being output from the PLL circuit, generates second frequency information by smoothing the first frequency information, and generates the output clock by determining the frequency based on the second frequency information.
    Type: Grant
    Filed: January 6, 2016
    Date of Patent: April 16, 2019
    Assignee: SOCIONEXT INC.
    Inventors: Hitoshi Kurosu, Kenichi Nomura
  • Patent number: 10256717
    Abstract: A circuit includes a zero current detector (ZCD) circuit that senses an inductor current of an inductor and generates signal pulses indicating when an increasing cycle of the inductor current crosses a predetermined current value and when a decreasing cycle of the inductor current crosses the predetermined current value. A sync control provides a control signal specifying one of the signal pulses corresponding to the increasing or decreasing cycle of the inductor current. A sync selector circuit generates a sync pulse representing the signal pulse from the ZCD in response to the control signal. The sync pulse triggers a timing adjustment for a switch device.
    Type: Grant
    Filed: August 5, 2016
    Date of Patent: April 9, 2019
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Zhong Ye, Sanatan Rajagopalan
  • Patent number: 10237053
    Abstract: A semiconductor device that receives input data synchronized with a first clock signal and generates output data synchronized with a second clock signal, includes a clock delay circuit that generates first and second delay clock signals, first and second synchronized retrieval circuits that respectively retrieve the input data at timings when each of logical values of the second clock signal and second delay clock signal being switched, to respectively obtain first and second retrieved data, and a clock value retrieval circuit that retrieves a value of the first clock signal at timings when the second clock signal and first delay clock signal respectively switch from the first logical value to the second logical value, to respectively output first and second clock values, and an output circuit that outputs, as the output data, the first or second retrieved data, depending on a value of the first and second clock values.
    Type: Grant
    Filed: February 5, 2018
    Date of Patent: March 19, 2019
    Assignee: LAPIS Semiconductor Co., Ltd.
    Inventor: Teruaki Uehara
  • Patent number: 10209298
    Abstract: A delay measurement circuit includes a transporting path selector, first and second delay measurement devices, and a controller. The delay measurement circuit forms a plurality of transporting loops through two of a first reference transporting conductive wire, a second reference transporting conductive wire, and a tested transporting conductive wire according to a control signal. The first delay measurement device respectively measures part of the transporting loops to obtain a plurality first transporting delays. The second delay measurement device respectively measures part of the transporting loops to obtain a plurality second transporting delays. The controller generates the control signal, and obtains a transporting delay of the tested transporting conductive wire according to the first transporting delays and the second transporting delays.
    Type: Grant
    Filed: July 26, 2016
    Date of Patent: February 19, 2019
    Assignee: National Central University
    Inventors: Jin-Fu Li, Han-Yu Wu, Che-Wei Chou, Yong-Xiao Chen
  • Patent number: 10212682
    Abstract: The present subject matter includes a system for communications between a transmitter and a receiver. In various embodiments, the system uses a sleep interval to allow the receiver to go to sleep between wake up times to “sniff” for transmissions from the transmitter. The system adjusts the length of the preamble of the transmitted signal or a repetition of packets to allow the receiver to detect a transmitted signal based on drift in the clocks of the system. In various embodiments, a receive channel is changed if a signal is not received at a prior channel selection. In various embodiments, the transmission is determined by detection of an event. In various embodiments, the event is an ear-to-ear event. In various embodiments, the receiver and transmitter are in opposite hearing aids adapted to be worn by one wearer.
    Type: Grant
    Filed: August 15, 2016
    Date of Patent: February 19, 2019
    Assignee: Starkey Laboratories, Inc.
    Inventors: Jeffrey Paul Solum, Randall A. Kroenke
  • Patent number: 10205586
    Abstract: A network device includes a packet processor, a plurality of interface circuits, a phase-locked loop (PLL) circuit and a configuration controller. The interface circuits are configured to transmit and receive signals to/from other devices that are coupled to the network device. A master interface circuit among the interface circuits is configured to recover a network clock from a received signal. The PLL circuit is configured to generate an interface clock based on a system clock of the network device and a configuration of the PLL circuit and to provide the interface clock to the plurality of interface circuits to govern communication timings of the interface circuits. The configuration controller is configured to detect a difference of the interface clock relative to the recovered network clock, and to determine the configuration of the PLL circuit based on the difference to govern operation of the PLL circuit.
    Type: Grant
    Filed: February 2, 2017
    Date of Patent: February 12, 2019
    Assignee: MARVELL WORLD TRADE LTD.
    Inventors: Gideon Paul, Erez Reches, Zvi Leib Shmilovici
  • Patent number: 10158352
    Abstract: A delay signal generating apparatus has a digitally controlled delay line and a control circuit. The digitally controlled delay line has a coarse delay circuit and a fine delay circuit. The coarse delay circuit generates a plurality of coarse delay signals by applying a plurality of different coarse delay amounts to an input signal, respectively, wherein the different coarse delay amounts are set by a first control input. The fine delay circuit generates a fine delay signal having a fine delay amount with respect to the input signal by performing phase interpolation based on the coarse delay signals, wherein the fine delay amount is set by a second control input. The control circuit generates the first control input to the coarse delay circuit, and generates the second control input to the fine delay circuit, wherein the control circuit does not change the first control input unless one of the coarse delay signals has no contribution to the fine delay signal according to the second control input.
    Type: Grant
    Filed: January 11, 2017
    Date of Patent: December 18, 2018
    Assignee: MEDIATEK INC.
    Inventors: Ying-Yu Hsu, Chih-Lun Chuang
  • Patent number: 10146732
    Abstract: An audio system bus has a bus data line and a bus clock line. Audio producers are coupled to the bus to form a time-division multiplexed multi drop bus interface arrangement having protocol slots 0, 1, . . . N where N is an integer greater than two. A bus device is coupled to the bus that produces a) a frame marker on the bus data line in slot 0, and b) a data bit on the bus data line in slot 1. The audio producers are to produce their respective audio data bits in their assigned slots other than slots 0 and 1. Other embodiments are also described and claimed.
    Type: Grant
    Filed: January 22, 2013
    Date of Patent: December 4, 2018
    Assignee: Apple Inc.
    Inventors: Girault W. Jones, Nathan A. Johanningsmeier, Casey L. Hardy
  • Patent number: 10135136
    Abstract: The present invention provides a time delay device which allows changing, in accordance with a frequency of a local signal, a delay in a radio frequency signal supplied to an antenna element and also allows reducing a degree of dependency of the delay on a radio frequency in a band which is used. Each of (i) dispersion caused by a first dispersion imparting filter which gives a delay to a first local signal and (ii) dispersion caused by a second dispersion imparting filter which gives a delay to an intermediate frequency signal generated from the first local signal and the radio frequency signal is set to have a positive or negative sign which is opposite to the sign of the other.
    Type: Grant
    Filed: February 28, 2017
    Date of Patent: November 20, 2018
    Assignee: FUJIKURA LTD.
    Inventors: Yuta Hasegawa, Ning Guan
  • Patent number: 10129166
    Abstract: Described is a low latency re-timer for systems supporting spread spectrum clocking. The re-timer comprises: a first clock frequency estimator to estimate a frequency of a receive clock (RX CLK) and to provide a first timestamp associated with a first clock that underwent spread spectrum; a second clock frequency estimator to estimate a frequency of a transmit clock (TX CLK) and to provide a second timestamp associated with a second clock that underwent spread spectrum; and a comparator to compare the first timestamp with the second timestamp.
    Type: Grant
    Filed: March 21, 2017
    Date of Patent: November 13, 2018
    Assignee: Intel Corporation
    Inventors: Ehud Udi Shoor, Ari Sharon
  • Patent number: 10121524
    Abstract: A semiconductor device includes a command input circuit and an internal command generation circuit. The command input circuit is synchronized with a clock signal to generate an input command which is enabled if an external command is inputted to the command input circuit. The internal command generation circuit delays the input command by a predetermined period according to a latency information signal to generate an internal command, in synchronization with a first division clock signal and a second division clock signal generated by division of a frequency of the clock signal. The predetermined period is set to be equal to a sum of a first delay amount corresponding to “N” times a cycle time of the second division clock signal and a second delay amount corresponding to “M” times a cycle time of the clock signal.
    Type: Grant
    Filed: December 1, 2017
    Date of Patent: November 6, 2018
    Assignee: SK hynix Inc.
    Inventor: Chang Hyun Kim
  • Patent number: 10090844
    Abstract: A clock and data recovery module includes a clock and data recovery loop and a spread spectrum clock tracking circuit. The clock and data recovery loop includes a clock and data recovery unit and a first phase interpolator. The first phase interpolator is coupled to the clock and data recovery unit and configured to generate a data clock signal and an edge clock signal according to a phase signal and a reference clock signal. The clock and data recovery unit is configured to generate the phase signal according to a data signal, the data clock signal and the edge clock signal. The spread spectrum clock tracking circuit is configured to generate the reference clock signal according to the data signal, and to transmit the reference clock signal to the first phase interpolator. The spread spectrum clock tracking circuit is decoupled to the clock and data recovery loop.
    Type: Grant
    Filed: June 9, 2017
    Date of Patent: October 2, 2018
    Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Yen-Chung Chen, Wen-Juh Kang, Yi-Lin Lee
  • Patent number: 10083265
    Abstract: Apparatuses and methods for measuring an electrical characteristic of a model signal line and providing measurement information based at least in part on the measurement of the electrical characteristic. An example apparatus includes a signal line model including a model signal line configured to model electrical characteristics of a signal line. The apparatus further includes a measurement circuit coupled to the signal line model and configured to measure the electrical characteristic of the model signal line responsive to an input signal provided to the model signal line. The measurement circuit is further configured to provide measurement information based at least in part on the measurement to set a signal applied to the signal line.
    Type: Grant
    Filed: March 4, 2016
    Date of Patent: September 25, 2018
    Assignee: Micron Technology, Inc.
    Inventor: Toru Tanzawa
  • Patent number: 10073818
    Abstract: The present invention is a data processing apparatus including a data input/output device for receiving data, a storage for storing the data received by the data input/output device, a data processing program storage for storing a data processing program that includes the steps of calculating, using a double exponential smoothing method, a first predicted value that is a predicted value of smoothed data and a second predicted value that is a predicted value of the gradient of the smoothed data, and calculating, using a double exponential smoothing method in which the second predicted value is set as input data, a third predicted value that is a predicted value of smoothed data and a fourth predicted value that is a predicted value of the gradient of the smoothed data, and a data calculation processing apparatus for performing the data processing under the data processing program.
    Type: Grant
    Filed: July 31, 2014
    Date of Patent: September 11, 2018
    Assignee: HITACHI HIGH-TECHNOLOGIES CORPORATION
    Inventors: Seiichi Watanabe, Satomi Inoue, Shigeru Nakamoto, Kousuke Fukuchi
  • Patent number: 10063241
    Abstract: Embodiments are described that compensate for a difference in a characteristic (e.g., of performance or operation) of a semiconductor device that is a function of the location of a die in a device. In one embodiment, a clock circuit may generate a clock signal having a timing that varies with the location of a die so that signals are coupled from the die to a substrate at the same time despite differences in the signal propagation time between the substrate and the various die. In other embodiments, for example, differences in the termination impedance or driver drive-strength resulting from differences in the location of a die in a stack may be compensated for. Other embodiments are also disclosed.
    Type: Grant
    Filed: September 2, 2015
    Date of Patent: August 28, 2018
    Assignee: Micron Technology, Inc.
    Inventor: Yantao Ma
  • Patent number: 10056909
    Abstract: Once a delay locked loop has been locked to a clock signal, an omitted clock cycle is injected into the input of the delay locked loop without stopping the operation of the delay locked loop. The omitted cycle is later detected at an output of the delay locked loop, and the delay between the input and output is determined based on the time the omitted cycle requires to propagate through the delay locked loop. Once determined, the number of cycles of delay for the delay locked loop can be used in conjunction with an internal clock signal to launch data and/or data strobes from memory devices and memory controllers such that the proper phase alignment and clock cycle alignment is achieved.
    Type: Grant
    Filed: May 1, 2017
    Date of Patent: August 21, 2018
    Assignee: EVERSPIN TECHNOLOGIES, INC.
    Inventors: Jieming Qi, Aaron D. Willey
  • Patent number: 10037011
    Abstract: A time measuring circuit is provided with an oscillating circuit configured to generate a low-speed clock signal and a high-speed clock signal; and a measuring circuit configured to measure target time based on clock number of the low-speed clock signal and the high-speed clock signal outputted from the oscillating circuit, wherein the low-speed clock signal has a relatively low frequency and the high-speed clock signal has a relatively high frequency. The oscillating circuit is configured to switch from outputting the low-speed clock signal to outputting the high-speed clock signal when elapsed time from when a measurement of the target time started reaches a set value, and the set value is calculated by subtracting a predetermined value from a preliminary value which is provided by a preliminary measurement measuring the target time using only the low-speed clock signal.
    Type: Grant
    Filed: March 1, 2016
    Date of Patent: July 31, 2018
    Assignee: KABUSHIKI KAISHA TOYOTA CHUO KENKYUSHO
    Inventors: Hideto Shimada, Kentaro Mizuno
  • Patent number: 10033518
    Abstract: A source synchronous data transmission system includes a data transmitting device and a data receiving device. A dedicated data line carries a data signal from the data transmission device to the data receiving device. A dedicated clock line carries a modulated clock signal from the data transmission device to the data receiving device. The data transmission device includes a clock data driver configured to encode data into the modulated clock signal by modulating an amplitude of the modulated clock signal. Thus, the clock line of the source synchronous data transmission system carries the clock signal and additional data.
    Type: Grant
    Filed: September 13, 2017
    Date of Patent: July 24, 2018
    Assignee: STMICROELECTRONICS INTERNATIONAL N.V.
    Inventors: Tapas Nandy, Nitin Gupta
  • Patent number: 10026469
    Abstract: A semiconductor device includes an input clock generation circuit able to shift a write command in synchronization with a clock, and generating first and second input clocks. The semiconductor device also includes a write leveling control circuit able to divide a frequency of the clock in response to a write leveling control signal, and generating first to fourth write clocks. The semiconductor device includes a signal transfer circuit able to transfer the first and second input clocks as first and second transfer clocks in a write operation, and transferring the first to fourth write clocks as first to fourth transfer clocks in a write leveling operation.
    Type: Grant
    Filed: June 21, 2017
    Date of Patent: July 17, 2018
    Assignee: SK hynix Inc.
    Inventor: Young Hoon Kim
  • Patent number: 10019260
    Abstract: A microprocessor includes a plurality of dynamically reconfigurable functional units, a fingerprint, and a fingerprint unit. As the plurality of dynamically reconfigurable functional units execute instructions according to a first configuration setting, the fingerprint unit accumulates information about the instructions according to a mathematical operation to generate a result. The microprocessor also includes a reconfiguration unit that reconfigures the plurality of dynamically reconfigurable functional units to execute instructions according to a second configuration setting in response to an indication that the result matches the fingerprint.
    Type: Grant
    Filed: October 10, 2013
    Date of Patent: July 10, 2018
    Assignee: VIA ALLIANCE SEMICONDUCTOR CO., LTD
    Inventors: G. Glenn Henry, Rodney E. Hooker, Colin Eddy, Terry Parks
  • Patent number: 10014907
    Abstract: An integrated circuit having an eye opening monitor (EOM) is provided. The integrated circuit may include: an internal circuit; and the EOM configured to measure an eye diagram of a predetermined point of the internal circuit, wherein the EOM may include a comparator configured to receive a first and a second parent reference voltages and a first and a second input voltages output from the internal circuit, and to compare the first and second input voltages with target reference voltages corresponding to the first and second parent reference voltages, and wherein the comparator divides the target reference voltages from the first and second input voltages respectively by varying a driving capability according to size information data, and compares the first and second input voltages with divided target reference voltages.
    Type: Grant
    Filed: December 3, 2015
    Date of Patent: July 3, 2018
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Hwang Ho Choi, Duho Kim, JaeHyun Park, Chang-Kyung Seong
  • Patent number: 9998125
    Abstract: Described is an apparatus which comprises: an asynchronous clock generator to generate an asynchronous clock signal; a digital sampler for sampling a signal using the asynchronous clock signal; a duty cycle corrector (DCC) to receive a differential input clock and to generate a differential output clock, wherein the digital sampler to sample at least one of an output clock from the differential output clock; and a counter to count output of the digital sampler and to provide a control to the DCC to adjust duty cycle of the differential output clock.
    Type: Grant
    Filed: November 19, 2013
    Date of Patent: June 12, 2018
    Assignee: INTEL CORPORATION
    Inventors: Ganesh Balamurugan, Mozhgan Mansuri, Sami Hyvonen, Bryan K. Casper, Frank O'Mahony
  • Patent number: 9991075
    Abstract: A load control device may control power delivered to an electrical load from an AC power source. The load control device may include a controllably conductive device adapted to be coupled in series electrical connection between the AC power source and the electrical load, a zero-cross detect circuit configured to generate a zero-cross signal representative of the zero-crossings of an AC voltage. The zero-cross signal may be characterized by pulses occurring in time with the zero-crossings of the AC voltage. The load control device may include a control circuit operatively coupled to the controllably conductive device and the zero cross detect circuit. The control circuit may be configured to identify a rising-edge time and a falling-edge time of one of the pulses of the zero-cross signal, and may control a conductive state of the controllably conductive device based on the rising-edge time and the falling-edge time of the pulse.
    Type: Grant
    Filed: October 3, 2014
    Date of Patent: June 5, 2018
    Assignee: Lutron Electronics Co., Inc.
    Inventors: Robert William Lenig, Michael Sizemore, Joshua Wilson Thaler, Russell L. MacAdam
  • Patent number: 9960771
    Abstract: Disclosed embodiments select a proper hum frequency reference by utilizing one or more functional logic circuits within a cluster. The slowest logic circuit is determined, and an instance of that logic circuit is used in timing circuitry for the cluster. Multiple logic circuits with similar characteristics are incorporated into the timing circuit. Each cluster is interconnected to a second level timing circuit. Each cluster inputs timing information into the second level timing circuit. The second level timing circuit then determines when the next cycle, or tic, of the self-generated clock starts, and the process repeats, providing a self-generated clock signal.
    Type: Grant
    Filed: March 31, 2017
    Date of Patent: May 1, 2018
    Assignee: Wave Computing, Inc.
    Inventors: Gajendra Prasad Singh, Shaishav Desai
  • Patent number: 9953124
    Abstract: In an approach for generating a file, a computer generates a modified layout for an integrated circuit. The computer receives a draft layout for an integrated circuit. The computer identifies a resonator, wherein the resonator comprises a capacitor connected to ground and an inductor connected to a clock grid. The computer creates alternative resonator wiring of the received draft layout associated with the identified resonator. The computer generates a modified draft layout based on the created alternative resonator wiring for the integrated circuit.
    Type: Grant
    Filed: March 2, 2016
    Date of Patent: April 24, 2018
    Assignee: International Business Machines Corporation
    Inventors: Andreas H. A. Arp, Michael Koch, Matthias Ringe
  • Patent number: 9921931
    Abstract: An automated test equipment (ATE) system includes a plurality of test blades each coupled to a test blade connector and mounted on a circular track; a central reference clock (CRC) having an origin point at a center of the circle; and a clock/sync connector coupled to the CRC through a zero skew clock connection to one or more sync buses, wherein each instrument utilizes the CRC to coordinate its testing process with another instrument.
    Type: Grant
    Filed: November 13, 2015
    Date of Patent: March 20, 2018
    Assignee: Golden Oak Systems, Inc.
    Inventors: Richard Carmichael, Edward Peek, James St. Jean, David Reynolds, Michael Ferland
  • Patent number: 9912324
    Abstract: Embodiments described herein include a quadrature phase corrector (QPC) which includes multiple differential amplifies for correcting the phase of one or more clock signals. In one embodiment, the differential amplifiers are arranged in an input stage, cross-coupled stage, and ring stage. The input stage receives and buffers the input clock signal (or signals). The cross-coupled stage includes one or more latches that force one clock signal high and another low which causes the QPC to oscillate. The ring stage outputs four clock signals with adjusted phases relative to the input clock signals. In one example, the ring stage outputs a quadrature clock signal that includes four clock signals phase shifted by 90 degrees.
    Type: Grant
    Filed: September 1, 2015
    Date of Patent: March 6, 2018
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Paul W. Coteus, Daniel M. Dreps, Kyu-hyoun Kim, Glen A. Wiedemeier
  • Patent number: 9900145
    Abstract: A spread-spectrum clock generator has a phase-locked loop locked to a reference signal that gives a stable-frequency output to a variable phase shifter. The variable phase shifter provides a spread-spectrum clock output because its phase-shift is determined by a pseudorandom sequence generator and the pseudorandom sequence generator changes its output regularly or irregularly within limits. The clock generator performs a method of generating a spread-spectrum clock including locking the phase-locked loop to the reference signal, and phase shifting the stable frequency signal by a phase-shift determined by the pseudorandom sequence generator; and changing the phase-shift determined by the pseudorandom sequence generator. Since phase shifting is performed open-loop, total phase shift is defined by design.
    Type: Grant
    Filed: May 19, 2016
    Date of Patent: February 20, 2018
    Assignee: OmniVision Technologies, Inc.
    Inventors: Li Yang, Wengen Wang, Charles Qingle Wu
  • Patent number: 9864720
    Abstract: A data processing circuit includes a delay circuit configured to delay a data signal and generate delayed data signals each having a different delay; and an output control circuit configured to output a first data signal among the delayed data signals as a data signal sampled at a first edge of a sampling clock signal, and output a second data signal among the delayed data signals as a data signal sampled at a second edge of the sampling clock signal.
    Type: Grant
    Filed: September 14, 2016
    Date of Patent: January 9, 2018
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Kwan Yeob Chae, Hyun-Hyuck Kim, Sang Hune Park, Shin Young Yi, Won Lee
  • Patent number: 9865232
    Abstract: A source driving device includes a locking module, a controlling module and a decoding module. The locking module executes a locking process selectively in a first band or a second band according to a band setting signal in order to lock a first clock signal synchronized with a first display signal. The controlling module is coupled to the locking module for comparing a control voltage with a reference voltage in the locking process and generates the band setting signal accordingly. The decoding module is coupled to the locking module for generating a decoded signal according to the first display signal and the first clock signal.
    Type: Grant
    Filed: August 12, 2015
    Date of Patent: January 9, 2018
    Assignee: AU OPTRONICS CORP.
    Inventors: Hung-Chi Wang, Wen-Chiang Huang
  • Patent number: 9857458
    Abstract: Apparatus for use in one of a plurality of sensors each having a respective transmitter which transmits pulses for sensing, a respective clock which controls timing of the pulses transmitted from the respective transmitter, and a respective receiver which receives echoed instances of the pulses. The apparatus comprises: sensing logic configured to sense a being or object in dependence on the echoed pulses received back by the respective receiver from the respective transmitter, and timing logic configured to compensate for a clock discrepancy between the respective clock and that of one or more others of the sensors. The timing logic does this by using the respective receiver to listen for instances of the pulses from the one or more other sensors, and adjusting the timing of the pulses from the respective transmitter based thereon.
    Type: Grant
    Filed: December 4, 2013
    Date of Patent: January 2, 2018
    Assignee: PHILIPS LIGHTING HOLDING B.V.
    Inventors: Ashish Vijay Pandharipande, David Ricardo Caicedo Fernandez
  • Patent number: 9838052
    Abstract: An interference processing method comprises: receiving a multi-carrier modulated signal, wherein the multi-carrier modulated signal comprises multi-carrier modulation symbols; discomposing the multi-carrier modulation symbols into a set of subcarriers, wherein the set of subcarriers at least comprises a target subcarrier; equalizing the target subcarrier to obtain an equalized target subcarrier; obtaining an error power of the equalized target subcarrier; and comparing the error power of the equalized target subcarrier with a predefined threshold to determine the existence of interference in the target subcarrier, wherein the predefined threshold is associated with a minimum distance between two constellation points of a modulation constellation of the target subcarrier.
    Type: Grant
    Filed: June 30, 2016
    Date of Patent: December 5, 2017
    Assignee: MONTAGE TECHNOLOGY (SHANGHAI) CO., LTD.
    Inventor: Zhen Lu
  • Patent number: 9825756
    Abstract: The present invention is directed to communication systems. According to embodiments of the present invention, a communication system includes at least two communication lanes and a skew management module. The skew management module generates a control current based on output test patterns of the two communication lanes. The control current is integrated and compared to a reference voltage by a comparator, which generates an analog offset signal. A PLL of one of the communication lanes generates a corrected clock signal that is adjusted using the analog offset signal to remove or adjust the skew between the communication lanes. The corrected clock signal is used for output data. There are other embodiments as well.
    Type: Grant
    Filed: December 9, 2016
    Date of Patent: November 21, 2017
    Assignee: INPHI CORPORATION
    Inventors: Halil Cirit, Karthik Gopalakrishnan, Pulkit Khandelwal, Ravindran Mohanavelu
  • Patent number: 9819432
    Abstract: A transmission apparatus includes: a generator configured to generate position information indicating a position of header information of each of a plurality of first signals from a second signal nesting the plurality of first signals; a storage configured to store the position information generated by the generator and the plurality of first signals; a monitor configured to read the position information and the plurality of first signals stored in the storage, and to monitor the header information of each of the plurality of first signals based on the position information; and an output unit configured to output the plurality of first signals after monitoring the contents of the header information.
    Type: Grant
    Filed: April 8, 2016
    Date of Patent: November 14, 2017
    Assignee: FUJITSU LIMITED
    Inventors: Hiromichi Makishima, Hidetaka Kawahara, Shingo Hotta, Hiroyuki Kitajima
  • Patent number: 9813227
    Abstract: Embodiments include systems and methods for applying a controllable early/late offset to an at-rate clock data recovery (CDR) system. Some embodiments operate in context of a CDR circuit of a serializer/deserializer (SERDES). For example, slope asymmetry around the first precursor of the channel pulse response for the SERDES can tend to skew at-rate CDR determinations of whether to advance or retard clocking. Accordingly, embodiments use asymmetric voting thresholds for generating each of the advance and retard signals in an attempt to de-skew the voting results and effectively tune the CDR to a position either earlier or later than the first precursor zero crossing (i.e., h(?1)=0) position. This can improve link margin and data recovery, particularly for long data channels and/or at higher data rates.
    Type: Grant
    Filed: January 18, 2016
    Date of Patent: November 7, 2017
    Assignee: ORACLE INTERNATIONAL CORPORATION
    Inventor: Jianghui Su
  • Patent number: 9798694
    Abstract: A semiconductor apparatus may include a burst operation sensing unit and the interface circuit. The burst operation sensing unit may be configured to generate operation mode conversion signals based on current operation state information and a level variation of at least one signal transmission line. The interface circuit may include one or more analog circuits enabled according to the operation mode conversion signals.
    Type: Grant
    Filed: May 28, 2015
    Date of Patent: October 24, 2017
    Assignee: SK hynix Inc.
    Inventor: In Sik Yoon
  • Patent number: 9792964
    Abstract: Apparatuses for providing external terminals of a semiconductor device are described. An example apparatus includes an input pad, an input buffer including a first input node and a second input node, a switch that couples the first input node and the second input node in an active state and further decouples the first input node and the second input node in an inactive state, a control circuit that provides a signal causing the switch to be in the active state or an inactive state. The first input node of the input buffer is coupled to the input pad by a conductive wiring.
    Type: Grant
    Filed: September 20, 2016
    Date of Patent: October 17, 2017
    Assignee: Micron Technology, Inc.
    Inventor: Sadayuki Okuma
  • Patent number: 9794054
    Abstract: A source synchronous data transmission system includes a data transmitting device and a data receiving device. A dedicated data line carries a data signal from the data transmission device to the data receiving device. A dedicated clock line carries a modulated clock signal from the data transmission device to the data receiving device. The data transmission device includes a clock data driver configured to encode data into the modulated clock signal by modulating an amplitude of the modulated clock signal. Thus, the clock line of the source synchronous data transmission system carries the clock signal and additional data.
    Type: Grant
    Filed: June 30, 2015
    Date of Patent: October 17, 2017
    Assignee: STMICROELECTRONICS INTERNATIONAL N.V.
    Inventors: Tapas Nandy, Nitin Gupta