Synchronizing Patents (Class 327/141)
  • Patent number: 11402413
    Abstract: In an embodiment, a method includes filtering, with a low-pass filter, a voltage signal (Vdd) of a chip to create a filtered signal (Vref). The method further includes dividing Vref by a given factor. The method further includes determining whether a voltage droop occurred in Vdd by comparing Vdd to the divided Vref. The method further includes outputting a droop detection signal if Vdd is less than the divided Vref. In an embodiment, dividing Vref by the given factor includes selecting, with a multiplexer, one of a plurality of divided Vref signals outputted by a voltage divider. The selecting is based on a selection signal.
    Type: Grant
    Filed: December 5, 2019
    Date of Patent: August 2, 2022
    Assignee: Marvell Asia Pte, Ltd.
    Inventors: Nitin Mohan, Thucydides Xanthopoulos
  • Patent number: 11385288
    Abstract: A method tests at least three devices, each device including a test chain having a plurality of positions storing test data. The testing includes comparing test data in a last position of the test chain of each of the devices, and shifting test data in the test chains of each of the devices and storing a result of the comparison in a first position of the test chains of each of the devices. The comparing and the shifting and storing are repeated until all the stored test data has been compared. The at least three devices may have a same functionality and a same structure.
    Type: Grant
    Filed: September 24, 2020
    Date of Patent: July 12, 2022
    Assignee: STMICROELECTRONICS SA
    Inventors: Ricardo Gomez Gomez, Sylvain Clerc
  • Patent number: 11375467
    Abstract: An infrastructure equipment for use in a wireless communications system comprising the infrastructure equipment and one or more communications devices is provided. The infrastructure equipment comprises controller circuitry and transceiver circuitry which are configured in combination to broadcast one or more synchronisation signals for use by the one or more communications devices to achieve synchronisation with a cell provided by the infrastructure equipment, and to broadcast an additional synchronisation signal, the additional synchronisation signal including an indication of a status of a first communications parameter selected from a plurality of communications parameters in accordance with conditions determined by the controller circuitry.
    Type: Grant
    Filed: November 14, 2018
    Date of Patent: June 28, 2022
    Assignee: SONY CORPORATION
    Inventors: Shin Horng Wong, Martin Warwick Beale, Samuel Asangbeng Atungsiri
  • Patent number: 11353508
    Abstract: A method tests a plurality of devices, each device including a test chain having a plurality of positions storing test data. The testing includes comparing test data in a last position of the test chain of each of the devices. The test data in the test chains of the devices is shifted forward by one position. The shifting includes writing test data in the last position of a test chain to a first position in the test chain. The comparing and the shifting are repeated until the test data in the last position of each test chain when the testing is started is shifted back into the last position of the respective test chain. The plurality of devices may have a same structure and a same functionality.
    Type: Grant
    Filed: September 24, 2020
    Date of Patent: June 7, 2022
    Assignee: STMICROELECTRONICS SA
    Inventor: Ricardo Gomez Gomez
  • Patent number: 11343067
    Abstract: An asynchronous data capture device comprises an edge spread detector circuit, a clock generator, and a data sampling circuit. The edge spread detector circuit uses a first clock frequency that is a multiple of a second clock frequency, identifies transitions in a data stream transmitted to the device at the second clock frequency, and determines a sampling point based on the identified transitions. The clock generator adjusts a phase offset based on the sampling point and generates a clock signal having the second clock frequency and the adjusted phase offset. The data sampling circuit uses the second clock frequency and samples the data stream at the sampling point. In some implementations, the edge spread detector determines a sampling point that is isolated from the identified transitions, and the clock generator adjusts the phase offset to cause a rising edge at the sampling point.
    Type: Grant
    Filed: November 10, 2020
    Date of Patent: May 24, 2022
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventor: Venkataratna Subrahmanya Bharathi Akondy Raja Raghupathi
  • Patent number: 11294837
    Abstract: Systems and methods for performing dynamic adaption and correction for internal delays in devices connected to a common time-multiplexed bus. The methods allow devices to operate reliably at a higher bus frequency by correcting for inherent and unknown delays within the components and in the system by measuring the actual delays using multiple readings with this bus. The inherent noise and jitter are utilized to increase the precision of the measurements thereby essentially using this uncertainty as a self-dithering for increased resolution in the measurements. During adaption, the delays may be adjusted in multiple step sizes for a faster adaption time.
    Type: Grant
    Filed: June 27, 2019
    Date of Patent: April 5, 2022
    Assignee: Google LLC
    Inventor: Jens Kristian Poulsen
  • Patent number: 11233517
    Abstract: An auto trimming device includes an oscillator configured to generate an oscillator clock signal, a subtractor configured to receive an expected value for a target frequency and the oscillator clock signal, configured to output a difference value between the expected value and the oscillator clock signal, an index value selector configured to calculate a unit index value using the difference value and configured to detect and output a target index value from the unit index value, an index value register configured to output an oscillator trimming code corresponding to the target index value to the oscillator, and an embedded memory configured to store the oscillator trimming code as a target oscillator trimming code for the target frequency.
    Type: Grant
    Filed: July 1, 2020
    Date of Patent: January 25, 2022
    Assignee: MagnaChip Semiconductor, Ltd.
    Inventors: Yong Sup Lee, Gil Sung Roh
  • Patent number: 11223362
    Abstract: A phase-locked loop (PLL) circuit is provided in the invention. The PLL circuit includes a first DTC, a first selection circuit, and a second selection circuit. The first DTC receives a first delay control signal to dither a reference signal or a feedback signal. The first selection circuit is coupled to the first DTC. The first selection circuit receives the reference signal and the feedback signal, and according to the selection signal, transmits the reference signal or the feedback signal to the first DTC. The second selection circuit is coupled to the first DTC and the first selection circuit. The second selection circuit determines the output paths of an output reference signal or an output feedback signal according to the selection signal.
    Type: Grant
    Filed: April 28, 2021
    Date of Patent: January 11, 2022
    Assignee: MEDIATEK INC.
    Inventors: Wei-Hao Chiu, Ang-Sheng Lin, Tzu-Chan Chueh
  • Patent number: 11211936
    Abstract: Digital delay lock circuits and methods for operating digital delay lock circuits are provided. A phase detector is configured to receive first and second clock signals and generate a digital signal indicating a relationship between a phase of the first clock signal and a phase of the second clock signal. A phase accumulator circuit is configured to receive the digital signal and generate a phase signal based on values of the digital signal over multiple clock cycles. A decoder is configured to receive the phase signal and generate a digital control word based on the phase signal. A delay element is configured to receive the digital control word. The delay element is further configured to change the relationship between the phase of the first clock signal and the phase of the second clock signal by modifying the phase of the second clock signal according to the digital control word.
    Type: Grant
    Filed: January 5, 2021
    Date of Patent: December 28, 2021
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Tsung-Hsien Tsai, Ya-Tin Chang, Ruey-Bin Sheen, Chih-Hsien Chang, Cheng-Hsiang Hsieh
  • Patent number: 11209886
    Abstract: Clock control arrangements for integrated circuit devices are discussed herein. In one example, a method of operating an integrated circuit device includes monitoring indications of pending operations for a processing core of an integrated circuit, and determining a predicted change in workload for the processing core based at least on a portion of the indications of the pending operations. The method also includes altering a clock frequency of a clock signal provided to the processing core based at least on the predicted change in the workload.
    Type: Grant
    Filed: September 16, 2019
    Date of Patent: December 28, 2021
    Assignee: MICROSOFT TECHNOLOGY LICENSING, LLC
    Inventors: William Paul Hovis, Andrew Benson Maki, Francine Mary Shammami
  • Patent number: 11212074
    Abstract: A data reception device that can improve communication quality when transmitting/receiving serial data is to be provided. There is provided the data reception device including a signal generation unit that generates, from serial data received, a first signal whose value is inverted at a rising timing of the serial data and a second signal whose value is inverted at a falling timing of the serial data, and a clock recovery unit that performs clock recovery using the first signal and the second signal generated by the signal generation unit.
    Type: Grant
    Filed: July 20, 2018
    Date of Patent: December 28, 2021
    Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
    Inventors: Tomokazu Tanaka, Hidekazu Kikuchi, Hideo Morohashi
  • Patent number: 11146306
    Abstract: Methods and apparatuses to adjust isolation between I/O ports. An apparatus includes a die, a first input or output (I/O) port, a second I/O port, and a third I/O port. The second I/O port is between the first I/O port and the third I/O port. A variable capacitor is electrically connected to the second I/O port and is configurable to adjust isolation between the first I/O port and the third I/O port. A method includes performing, by a die, a first RF function via a first I/O port; tuning a variable capacitor electrically connected to a second I/O port to adjust isolation between the first I/O port and a third I/O port, the second I/O port being between the first I/O port and the third I/O port; and performing, by the die, a second RF function via a third I/O port.
    Type: Grant
    Filed: January 15, 2019
    Date of Patent: October 12, 2021
    Assignee: QUALCOMM Incorporated
    Inventors: Chao Lu, William Si, Shahram Abdollahi-Alibeik
  • Patent number: 11126215
    Abstract: A clock signal polarity controlling circuit comprises a first latch comprising a clock input, a data input and an output. The data input is coupled to an output of a clock signal generator, the clock input is coupled to a reference clock signal. The clock signal polarity controlling circuit further comprises a second latch comprising a clock input, a data input and an output. The data input is coupled to the output of the first latch, the clock input is coupled to the reference clock signal. The circuit further comprises an XOR circuit comprising a first and second inputs and an output. The first and second inputs are coupled to the output of the second latch and the output of the clock signal generator respectively, and a clock signal having a polarity controlled by the reference clock signal is generated at the output of the XOR circuit.
    Type: Grant
    Filed: December 18, 2017
    Date of Patent: September 21, 2021
    Assignee: Telefonaktiebolaget LM Ericsson (publ)
    Inventors: Joakim Hallin, Olov Haapalahti
  • Patent number: 11101973
    Abstract: Systems, devices, and methods related to selecting a sample phase of a signal are disclosed. A method includes sampling a signal including a plurality of symbols with a plurality of different sample phases to obtain sample values of each of the plurality of symbols at each of the plurality of different sample phases. The signal is received from a shared transmission medium. The method also includes determining an edge sample phase of the plurality of different sample phases that corresponds to edges of the symbols based on the sample values. The method further includes determining a center sample phase of the plurality of different sample phases based on the determined edge sample phase, and using the determined center sample phase to determine values of the symbols.
    Type: Grant
    Filed: September 30, 2019
    Date of Patent: August 24, 2021
    Assignee: Microchip Technology Incorporated
    Inventors: Jiachi Yu, Dixon Chen, Kevin Yang
  • Patent number: 11087806
    Abstract: Apparatuses and methods related to adjusting a delay of a command signal path are disclosed. An example apparatus includes: a timing circuit that includes a divider circuit that receives a first clock signal having a first frequency and provides a complementary pair of second and third clock signals having a second frequency that is half the first frequency; a first delay circuit that receives the second clock signal and provides a delayed second clock signal responsive to the second clock signal; and a second delay circuit that receives the third clock signal and provides a delayed third clock signal responsive to the third clock signal. The timing circuit receives a first signal, latches the first signal responsive to the delayed second clock signal to provide a second signal and latches the second signal responsive to either the second clock signal or the third clock signal responsive to latency information.
    Type: Grant
    Filed: June 5, 2018
    Date of Patent: August 10, 2021
    Assignee: Micron Technology, Inc.
    Inventors: Kazutaka Miyano, Atsuko Momma
  • Patent number: 11075174
    Abstract: A semiconductor device capable of suppressing generation of noise caused by EMI is provided. The flash memory includes a memory cell array, a clock generator (200), a readout part, an input/output circuit, an overlap detecting part (330) and a clock control part. The clock generator generates an internal clock signal. The readout part reads data from a selected memory cell of the memory cell array using the internal clock signal. The input/output circuit outputs the read data using an external clock signal supplied from outside. The overlap detecting unit detects a period during which a rising edge of the internal clock signal overlaps a rising edge of external clock signal. The clock control part controls a timing of the internal clock signal in response to the detected overlap period.
    Type: Grant
    Filed: April 17, 2020
    Date of Patent: July 27, 2021
    Assignee: Winbond Electronics Corp.
    Inventor: Takamichi Kasai
  • Patent number: 11071077
    Abstract: A network sync signal with unknown frequency location is detected by sampling the received signal over a band of interest in frequency, and over the repetition period of the sync signal in time. The signal is converted to the frequency domain. Sub-bands of the frequency-domain signal, corresponding to different possible sync locations and frequency offsets, are extracted and converted to the time domain, where the sync signal is searched over the reception window length using time-domain matched filtering.
    Type: Grant
    Filed: December 19, 2019
    Date of Patent: July 20, 2021
    Assignee: Telefonaktiebolaget LM Ericsson (publ)
    Inventors: Magnus Åström, Fredrik Nordström, Andres Reial
  • Patent number: 11061802
    Abstract: A method of determining a time stamp for an event in a digital processing system, the method comprising the steps of: obtaining a coarse time stamp from a time stamp counter; obtaining timing correction data from one or more hardware components of the system; and adjusting the coarse time stamp value based on the timing correction data to provide a precision time stamp value.
    Type: Grant
    Filed: October 17, 2017
    Date of Patent: July 13, 2021
    Assignee: Zomojo PTY LTD
    Inventor: Matthew Chapman
  • Patent number: 11018907
    Abstract: In a PAM-N receiver, sampler reference levels, DC offset and AFE gain may be jointly adapted to achieve optimal or near-optimal boundaries for the symbol decisions of the PAM-N signal. For reference level adaptation, the hamming distances between two consecutive data samples and their in-between edge sample are evaluated. Reference levels for symbol decisions are adjusted accordingly such that on a data transition, an edge sample has on average, equal hamming distance to its adjacent data samples. DC offset may be compensated to ensure detectable data transitions for reference level adaptation. AFE gains may be jointly adapted with sampler reference levels such that the difference between a reference level and a pre-determined target voltage is minimized.
    Type: Grant
    Filed: June 11, 2020
    Date of Patent: May 25, 2021
    Assignee: Rambus Inc.
    Inventor: Nanyan Wang
  • Patent number: 11019589
    Abstract: The present subject matter includes a system for communications between a transmitter and a receiver. In various embodiments, the system uses a sleep interval to allow the receiver to go to sleep between wake up times to “sniff” for transmissions from the transmitter. The system adjusts the length of the preamble of the transmitted signal or a repetition of packets to allow the receiver to detect a transmitted signal based on drift in the clocks of the system. In various embodiments, a receive channel is changed if a signal is not received at a prior channel selection. In various embodiments, the transmission is determined by detection of an event. In various embodiments, the event is an ear-to-ear event. In various embodiments, the receiver and transmitter are in opposite hearing aids adapted to be worn by one wearer.
    Type: Grant
    Filed: February 15, 2019
    Date of Patent: May 25, 2021
    Assignee: Starkey Laboratories, Inc.
    Inventors: Jeffrey Paul Solum, Randall A. Kroenke
  • Patent number: 11011992
    Abstract: The present disclosure discloses a method and system for reducing a circulating current between a plurality of non-isolated modules operating in parallel. The input terminals and the output terminals of the plurality of non-isolated modules are respectively connected in parallel, and each of the non-isolated modules comprises a first stage converter, a bus capacitor and a second stage converter, which are electrically connected in sequence. For each of the non-isolated modules, the method comprises: comparing a first signal reflecting the input power of the non-isolated module with a reference value to obtain a comparison result; and adjusting the voltage of the bus capacitor according to the comparison result, wherein the voltage of the bus capacitor is decreased when the first signal is greater than the reference value, and the voltage of the bus capacitor is increased when the first signal is less than the reference value.
    Type: Grant
    Filed: December 23, 2019
    Date of Patent: May 18, 2021
    Assignee: Delta Electronics (Shanghai) Co., Ltd.
    Inventors: Hongguang Liu, Xinmin Bai
  • Patent number: 11005485
    Abstract: A frequency multiplier comprises a phase generator configured to receive an oscillation signal and to provide at phase generator outputs versions of the oscillation signal, which are phase-shifted with respect to each other. An injection-locked ring oscillator comprises a plurality of stages, wherein each of the phase generator outputs is coupled to a different stage of the plurality of stages for multi-point injection. A combiner combines output signals of the plurality of stages of the injection-locked ring oscillator into a signal having a frequency which is a multiple of a frequency of the oscillation signal.
    Type: Grant
    Filed: June 20, 2019
    Date of Patent: May 11, 2021
    Assignee: Infineon Technologies AG
    Inventors: Mateo Bassi, Fabio Padovan
  • Patent number: 10951348
    Abstract: A semiconductor device includes a first processor configured to generate a first error check code of a first data and an audio circuitry. The audio circuitry is configured to receive the first data, receive a second data, generate a second error check code of the first data, and generate a modulation signal based on the first and second data. The first processor may determine whether the first and second error check codes are identical to each other. The first processor may control the audio circuitry to control the generation of the modulation signal based on at least the first data, in response to a determination that the first and second error check codes are identical to each other.
    Type: Grant
    Filed: November 4, 2019
    Date of Patent: March 16, 2021
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Tae Hee Lee, Seung June Kyoung, Myung Kyoon Yim
  • Patent number: 10917055
    Abstract: A wide band communications circuit buffer can include a pair of NPN bipolar transistor emitter followers deployed as a voltage buffer and disposed at inputs before and outputs after an equalization module, and a pair of diode connected NPN transistors deployed as a level shifter and disposed following the emitter followers before an output of the wide band driver to keep an output level at the output of the wide band buffer close to a desired level. Resistors connected between emitters and a VEE terminal can be used to further adjust the DC level. An LC tank filter can be provided between emitters of the voltage buffer components and the circuit's outputs to pass and boost high frequency signals provided to next stage components. The wide band buffer is, inter alia, appropriate for use in providing a DC level shift function as used in wired data communication systems circuitry.
    Type: Grant
    Filed: November 8, 2018
    Date of Patent: February 9, 2021
    Assignee: NXP B.V.
    Inventors: Xueyang Geng, Siamak Delshadpour, Soon-Gil Jung, Ahmad Yazdi
  • Patent number: 10790702
    Abstract: A contactless power transmission device transmits power to a power reception device in a contactless manner, and includes a shield case which has an opening portion at one end portion thereof, and is partitioned into a plurality of shield rooms by partitioning plates; a power transmission circuit which is for transmitting power and is disposed to correspond to each of the plurality of shield rooms; a plurality of power transmission coils which are disposed on the inner side in the plurality of shield rooms and transmit AC power from the power transmission circuit to the power reception device; and a notch which is formed on side surfaces of the shield case or the partitioning plates, from the opening portion toward the inner side such that both sides of a rear end portion of the power reception device inserted into the plurality of shield rooms can be held.
    Type: Grant
    Filed: April 20, 2017
    Date of Patent: September 29, 2020
    Assignee: TOSHIBA TEC KABUSHIKI KAISHA
    Inventors: Masahiro Kanagawa, Masakazu Kato
  • Patent number: 10790697
    Abstract: This system for converting the electrical energy delivered by a supply network comprises of: a converter and at least one zero-sequence current limiting stage flowing in the converter. The or each limiting stage comprises an active compensation circuit comprising a magnetic component and a voltage source connected to the magnetic component, the voltage source and the magnetic component being adapted to serially inject with the converter an active compensation voltage of the zero-sequence voltages generated by the converter.
    Type: Grant
    Filed: June 7, 2017
    Date of Patent: September 29, 2020
    Assignee: GE ENERGY POWER CONVERSION TECHNOLOGY LIMITED
    Inventors: Jérôme Delanoe, Emmanuel Leleu
  • Patent number: 10784865
    Abstract: A minimum delay error apparatus such as a minimum delay error detection, prediction, correction, repair, prevention, and/or avoidance apparatus includes a minimum delay path replica circuit. The minimum delay path replica circuit can detect or predict, and subsequently can correct or avoid, minimum delay errors in data paths of digital circuits using pulsed latches.
    Type: Grant
    Filed: May 15, 2019
    Date of Patent: September 22, 2020
    Assignee: Intel Corporation
    Inventors: Pascal Meinerzhagen, Vivek De, Muhammad Khellah
  • Patent number: 10746792
    Abstract: An error-handling processing circuit and system are provided. The system can receive an error signal, such as an interrupt, and decouple (e.g., by a gate signal) a functional clock from a processing block, in some instances effectively halting the processing block's operation. This can prevent a cascade of interdependent errors, thereby avoiding producing redundant or confusing error information. The system can include the processing block, a debug clock not coupled to the processing block, and a data block (e.g., a register file) coupled to the debug clock and to an external input/output interface. The data block can be configured to continue receiving a clock signal via a multiplexer from the debug clock without disruption after the functional clock is decoupled, enabling the data block to remain operational for debugging.
    Type: Grant
    Filed: November 30, 2018
    Date of Patent: August 18, 2020
    Assignee: Amazon Technologies, Inc.
    Inventors: Ron Diamant, Gil Stoler, Nafea Bshara
  • Patent number: 10727825
    Abstract: A circuit system may include a first stage circuit configured to generate two pairs of signals in response to an input signal. The circuit system may also include a second stage circuit that is configured to combine a first signal of a first pair with a first signal of a second pair to generate a first combined signal, and to combine a second signal of the first pair with a second signal of the second pair to generate a second combined signal. Transistors of the second stage circuit may be sized in relation to transition timings of the first and second pairs of signals such that skew and duty cycle distortion is minimized between the first and second combined signals.
    Type: Grant
    Filed: June 19, 2017
    Date of Patent: July 28, 2020
    Assignee: SanDisk Technologies LLC
    Inventor: Shiv Harit Mathur
  • Patent number: 10720928
    Abstract: A frequency-agile phase modulator with glitch-free multiplexer in CMOS process technologies for applications including wireless communications, radar, automotive radar, etc. Examples herein offer a novel phase modulator architecture that, when combined with either a wideband power amplifier or multiple narrowband amplifiers, allows for a single transmitter to transmit radar, communication, telemetry, or other similar waveforms across multiple frequency bands. The embodiments herein allow one transmitter to cover a very large operating frequency range, resulting in a decrease in size, weight, power consumption, and cost for future “small” platform systems. In an embodiment, the phase modulator circuit includes a reconfigurable delay-locked loop (DLL) circuit that is configured to receive a radio frequency (RF) input signal (RFin) and a configuration signal.
    Type: Grant
    Filed: March 12, 2019
    Date of Patent: July 21, 2020
    Assignee: United States of America as represented by the Secretary of the Air Force
    Inventors: Matthew LaRue, Waleed Khalil, Tony Quach, Brian Dupaix
  • Patent number: 10692551
    Abstract: A controller configured to perform a training process of sampling data using multi-phase signals which are internally generated according to a data strobe signal, and compensating for a delay time of the data strobe signal using a control code which is generated according to the sampling result.
    Type: Grant
    Filed: November 30, 2018
    Date of Patent: June 23, 2020
    Assignee: SK hynix Inc.
    Inventor: Minsoon Hwang
  • Patent number: 10692362
    Abstract: A sensor integrated circuit includes a main processing channel that responds to an input signal by generating a first processed signal from the input signal. Also included is a diagnostic processing channel that responds to the input signal by generating a second processed signal from the input signal. The main processing channel has a first response to disturbances and the diagnostic processing channel has a second response to disturbances that is slower than the first response of the main processing channel. A checker circuit in the sensor integrated circuit detects faults in the sensor IC and generates a fault signal when the first processed signal and the second processed signal differ from each other by more than a threshold amount.
    Type: Grant
    Filed: July 19, 2019
    Date of Patent: June 23, 2020
    Assignee: Allegro MicroSystems, LLC
    Inventors: Craig S. Petrie, Akshay Pai, David J. Haas
  • Patent number: 10678985
    Abstract: A method for generating a design for a 3D integrated circuit (3DIC) comprises extracting at least one design characteristic from a first data representation of a design for a integrated circuit (2DIC) generated according to the design criteria required for the 3DIC. Components of the 3DIC are partitioned into groups (each representing one tier of the 3DIC) based on the extracted design characteristic. A second data representation of a 2DIC design is generated comprising multiple adjacent partitions each comprising the component groups for one tier of the 3DIC design together with inter-tier via ports representing locations of inter-tier vias. A placement for each partition is determined separately from a placement of corresponding components of the 2DIC represented by the original first data representation. This approach allows a 2DIC EDA tool to be used for designing a 3DIC.
    Type: Grant
    Filed: August 31, 2016
    Date of Patent: June 9, 2020
    Assignee: ARM Limited
    Inventors: Saurabh Pijuskumar Sinha, Kyungwook Chang, Brian Tracy Cline, Ebbin Raney Southerland, Jr.
  • Patent number: 10663566
    Abstract: Systems and methods are provided for imaging a surface via time of flight measurement. An illumination system includes an illumination driver and an illumination source and is configured to project modulated electromagnetic radiation to a point on a surface of interest. A sensor system includes a sensor driver and is configured to receive and demodulate electromagnetic radiation reflected from the surface of interest. A temperature sensor is configured to provide a measured temperature representing a temperature at one of the illumination driver and the sensor driver and located at a position remote from the one of the illumination driver and the sensor driver. A compensation component is configured to calculate a phase offset between the illumination system and the sensor system from at least the measured temperature and a model representing transient heat flow within the system.
    Type: Grant
    Filed: October 10, 2017
    Date of Patent: May 26, 2020
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Bharath Patil, Anjana Sharma, Subhash Chandra Venkata Sadhu, Ravishankar Ayyagari
  • Patent number: 10666369
    Abstract: Systems and methods are provided for broadcasting a signal. A multiplexer combines a first signal from a first signal source and a second signal from a second signal source as a time divisional multiplexed signal and provides a timing signal, distinct from the time division multiplexed signal, that indicates, for a given time, from which of the first and the second signal source a corresponding portion of the time divisional multiplexed signal originated. A signal conditioning component receives each of the time divisional multiplexed signal and the timing signal and alters the time division multiplexed signal in a manner that prepares the signal for broadcast. The signal conditioning component dynamically alters its behavior according to the timing signal. An antenna transmits the time division multiplexed signal.
    Type: Grant
    Filed: March 29, 2017
    Date of Patent: May 26, 2020
    Assignee: GATESAIR, INC.
    Inventors: Scott Halozan, Ted Korte
  • Patent number: 10649030
    Abstract: An automated test equipment (ATE) system includes a plurality of test blades each coupled to a test blade connector and mounted on a circular track; a central reference clock (CRC) having an origin point at a center of the circle; and a clock/sync connector coupled to the CRC through a zero skew clock connection to one or more sync buses, wherein each instrument utilizes the CRC to coordinate its testing process with another instrument.
    Type: Grant
    Filed: January 26, 2018
    Date of Patent: May 12, 2020
    Assignee: Gosys Inc.
    Inventors: Richard Carmichael, Edward Peek, James St. Jean, David Reynolds, Michael Ferland
  • Patent number: 10642227
    Abstract: A digital-to-time converter (DTC) includes a plurality of delay stages connected in series, in which each of the plurality of delay stages includes an input circuit and a delay circuit. The input circuit has a first input terminal, a second input terminal and a first output terminal, and is configured to receive a clock signal through the first input terminal, receive a digital control signal through the second input terminal, generate an output signal according to the clock signal and the digital control signal, and output the output signal to the first output terminal of the input circuit. The delay circuit is coupled to the input circuit in series, and is configured to receive the output signal and an input signal, and generate a delay signal according to the output signal and the input signal. The delay signal indicates a time interval corresponding to the digital control signal.
    Type: Grant
    Filed: March 15, 2019
    Date of Patent: May 5, 2020
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventor: Yu-Tso Lin
  • Patent number: 10645694
    Abstract: Over the air signaling of dynamic frequency selection operating parameters to client devices is disclosed. In an embodiment, a multi-channel master device determines a maximum range value of a radar detection umbrella associated with the multi-channel master device based on a first range representing a range at which the multi-channel master device detects a first radar transmission transmitted by a radar device at a defined transmission power; determines a compliance range value based on a second range representing a range at which the multi-channel master device detects a second radar transmission transmitted by the radar device at a dynamic frequency selection (DFS) compliance threshold transmission power; and determines a margin range value based on a third range representing a range at which the multi-channel master device detects a third radar transmission transmitted by the radar device at a transmission power that is lower than the dynamic frequency selection compliance threshold transmission power.
    Type: Grant
    Filed: July 12, 2017
    Date of Patent: May 5, 2020
    Assignee: Network Performance Research Group LLC
    Inventors: Seung Baek Yi, Kun Ting Tsai, Paul V. Yee, Terry F. K. Ngo, Erick Kurniawan
  • Patent number: 10644717
    Abstract: A phase accumulation digital-to-analog converter (DAC) is provided. A digital-to-time converter (DTC), including a reference clock chain with N number of series connected delay elements, accepts a clock signal with a leading clock edge and supplies a set signal representing a first delay of the leading clock edge. A data clock chain including N number of series connected accumulators, accepts the clock signal with the leading clock edge, accepts a binary coded digital word, and supplies a reset signal representing a second delay of the leading clock edge, responsive to the digital word. A phase-to-time logic (PTL) receives the set and reset signals and supplies a DTC output signal representing the difference in delay between the set and reset signals. A time-to-voltage converter (TVC) charges a load capacitor every clock period in response to the DTC output signal to supply an analog output signal.
    Type: Grant
    Filed: January 22, 2020
    Date of Patent: May 5, 2020
    Assignee: IQ-Analog Corporation
    Inventor: Sunit Paul Sebastian
  • Patent number: 10636285
    Abstract: A sensor integrated circuit can include sensors with differing levels of sensitivity, a first processing channel that responds to a first analog signal generated by a first sensor to generate a first processed signal, and a second processing channel that responds to a second analog signal generated by the second sensor to generate a second processed signal. Where the first sensor can include a pressure or optical sensing element, and the second sensor can include a pressure or optical sensing element. A checker circuit uses the processed signals to detect faults in the sensor integrated circuit.
    Type: Grant
    Filed: November 26, 2019
    Date of Patent: April 28, 2020
    Assignee: Allegro MicroSystems, LLC
    Inventors: David J. Haas, Juan Manuel Cesaretti, William P. Taylor
  • Patent number: 10620676
    Abstract: A power gating circuit includes a first transistor to couple a power supply to a gated power rail after receiving a control signal. The power gating circuit also includes two or more transistors coupled in parallel with the first switch, the one or more transistors configured to sequentially couple the power supply to the gated power rail according to a sequence determined by a comparator circuit and one or more cascaded latches.
    Type: Grant
    Filed: October 11, 2018
    Date of Patent: April 14, 2020
    Assignee: Analog Devices Global Unlimited Company
    Inventors: Jose Tejada, Cristina Azcona
  • Patent number: 10601369
    Abstract: An oscillation circuit including a crystal interface, a crystal amplifier, a level detector, a timing circuit, and a controller. When activated, the crystal amplifier drives a crystal coupled to the crystal interface to establish oscillation, and the level detector indicates when a target amplitude is detected. The controller activates the crystal amplifier and uses the timing circuit and the level detector to measure a startup time of oscillation. The measured startup time is used in calculating a wake up time from a sleep mode in time to perform an operation at a scheduled time. The startup time may be adjusted or averaged and may be remeasured with temperature change. A method of minimizing startup time of a crystal oscillator includes measuring startup time for determining a delay value for programming a wakeup circuit. Robust startup settings may be used in the event of startup failure due to a sleepy crystal.
    Type: Grant
    Filed: July 11, 2018
    Date of Patent: March 24, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Tiago Marques, Chester Yu
  • Patent number: 10580289
    Abstract: A sensor integrated circuit includes at least two processing channels responsive to the same or different analog input signals to generate respective processed signals. The two processing channels are non-homogenous and, in some embodiments have different processing accuracies. A checker circuit receives the first and second processed signals and is configured to detect a fault in the sensor integrated circuit when the first and second processed signals differ from each other by more than a predetermined amount.
    Type: Grant
    Filed: June 18, 2019
    Date of Patent: March 3, 2020
    Assignee: Allegro MicroSystems, LLC
    Inventors: David J. Haas, Juan Manuel Cesaretti, William P. Taylor
  • Patent number: 10574437
    Abstract: A method and apparatus are provided for performing consistency testing for a Bose-Chaudhuri-Hocquenghem (BCH) error corrected first sub-frame of navigation message broadcast from a satellite of a GNSS. Consistency testing is performed by comparing BCH encoded portion(s)s of data symbols with elements of look up table(s) to see if such portions are similar to element(s) of the look up table(s).
    Type: Grant
    Filed: March 26, 2019
    Date of Patent: February 25, 2020
    Assignee: Honeywell International Inc.
    Inventors: Ping Ye, Xiao Cao, Brian Schipper
  • Patent number: 10554318
    Abstract: A present technology relates to a transmission device, a transmission method, a reception device, a reception method, and a program that can improve reception performance of a frame to which a preamble is added. A transmission device of one aspect of the present technology generates a preamble including a sequence [d d . . . d ?d] having iteration of a sequence d that is one of sequences a and b that are Golay complementary sequences, followed by an inverted sequence of the sequence d, and including a signal sequence in which a maximum value of an absolute value of a side lobe level of cross correlation between a sequence [d d ?d] and a sequence [d ?d] is 25 or less. The generated preamble is added to data to be transmitted in units of frames. The present technology can be applied to a device that transmits and receives data via a wireless transmission path.
    Type: Grant
    Filed: August 26, 2016
    Date of Patent: February 4, 2020
    Assignee: Sony Semiconductor Solutions Corporation
    Inventors: Masashi Shinagawa, Makoto Noda
  • Patent number: 10536304
    Abstract: A receiver is equipped with an adaptive phase-offset controller and associated timing-calibration circuitry that together shift the timing for a data sampler and a digital equalizer. The sample and equalizer timing is shifted to a position with less residual inter-symbol interference (ISI) energy relative to the current symbol. The shifted position may be calculated using a measure of signal quality, such as a receiver bit-error rate or a comparison of filter-tap values, to optimize the timing of data recovery.
    Type: Grant
    Filed: August 7, 2017
    Date of Patent: January 14, 2020
    Assignee: Rambus Inc.
    Inventors: Qi Lin, Brian Leibowitz, Hae-Chang Lee, Jihong Ren, Kyung Suk Oh, Jared L. Zerbe
  • Patent number: 10528075
    Abstract: Transmitter circuitry transmits: a first voltage as the return-to-zero signal that is higher than a first positive threshold, the first voltage being decodable to a first order of data bits; a second voltage as a return-to-zero signal that is between a second positive threshold and the first positive threshold, the second voltage being decodable to a second order of the data bits, and the second positive threshold being lower than the first positive threshold; a third voltage as the return-to-zero signal that is between a first negative threshold and a second negative threshold, the third voltage being decodable to a third order of the data bits, and the second negative threshold being higher than the first negative threshold; and a fourth voltage as the return-to-zero signal that is lower than the first negative threshold, the fourth voltage being decodable to a fourth order of the data bits.
    Type: Grant
    Filed: November 19, 2018
    Date of Patent: January 7, 2020
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventor: Robert Floyd Payne
  • Patent number: 10511292
    Abstract: Disclosed is an oscillator including: a digital to analog converter configured to convert a received control code into an analog voltage and output the converted analog voltage; a mirror circuit configured to adjust a current of a common output node to which the analog voltage is applied; and a periodic signal output circuit configured to output a periodic signal having a frequency according to the analog voltage, in which the digital to analog converter, the mirror circuit, and the periodic signal output circuit are implemented with tri-state inverters.
    Type: Grant
    Filed: November 9, 2017
    Date of Patent: December 17, 2019
    Assignee: SK hynix Inc.
    Inventor: Min Soon Hwang
  • Patent number: 10502783
    Abstract: An automated test equipment (ATE) system includes a plurality of test blades each coupled to a test blade connector and mounted on a circular track; a central reference clock (CRC) having an origin point at a center of the circle; and a clock/sync connector coupled to the CRC through a zero skew clock connection to one or more sync buses, wherein each instrument utilizes the CRC to coordinate its testing process with another instrument.
    Type: Grant
    Filed: January 26, 2018
    Date of Patent: December 10, 2019
    Assignee: Golden Oak Systems, Inc.
    Inventors: Richard Carmichael, Edward Peek, James St. Jean, David Reynolds, Michael Ferland
  • Patent number: RE47977
    Abstract: A data control circuit includes an output stage circuit, a switch circuit, and an impedance module. The output stage circuit outputs a data signal. An input terminal of the switch circuit is coupled to an output terminal of the output stage circuit, and an output terminal of the switch circuit is coupled to a post-stage circuit. According to a control of a control signal, the switch circuit determines whether to transmit the data signal of the output stage circuit to the post-stage circuit. The impedance module is configured in the output stage circuit, configured between the output stage circuit and the switch circuit, or configured in the switch circuit. Here, the impedance module reduces noise flowing from the switch circuit to the output stage circuit.
    Type: Grant
    Filed: December 17, 2018
    Date of Patent: May 5, 2020
    Assignee: Novatek Microelectronics Corp.
    Inventors: Tse-Hung Wu, Chao-Kai Tu, Chia-Wei Su