With Delay Means Patents (Class 327/161)
-
Patent number: 7471157Abstract: A charge pump that generates a bias input to affect an output voltage of the charge pump is described herein. The charge pump may include a charge pump stage, a replica charge pump stage, and a self-biased differential amplifier. In some instances, the charge pump may be incorporated into a delay locked loop or a phase locked loop.Type: GrantFiled: June 20, 2006Date of Patent: December 30, 2008Assignee: Intel CorporationInventor: Yongping Fan
-
Patent number: 7471128Abstract: A write strategy circuit (recording pulse generator) generates a recording pulse for controlling a laser output applied to an optical disc using data modulated by a DVD encoder or a CD encoder. A delay circuit delays delay subject signals by a predetermined amount to generate delay signals. A delay amount for the delay circuit is controlled by a delay amount control circuit. A logic circuit generates a recording pulse by logically synthesizing the delay signals. The delay amount control circuit includes a voltage controlled oscillator formed by connecting, in a ring-like manner, a plurality of delay elements having the same configuration as the delay elements included in the delay circuit. An output signal of the voltage controlled oscillator is locked at a point where a delay amount for each delay element becomes a fraction of an integer of one cycle of a reference clock signal.Type: GrantFiled: November 7, 2003Date of Patent: December 30, 2008Assignee: Sanyo Electric Co., Ltd.Inventors: Toshiyuki Shutoku, Shin-ichiro Tomisawa
-
Patent number: 7471130Abstract: Clock synchronization and skew adjustment circuits are described that utilize varying unit delay elements in their delay lines in either a graduated or a stepped unit time delay arrangement, allowing a reduced circuit implementation and improved lock characteristics. These graduated or a stepped unit time delays allow reduction in the number of the fine unit delay elements of the delay lines by placing a fine delay element granularity at the most critical timings to sense and adjust for the portion of the clock signal time period that are high speed or critical. This allows clock synchronization and skew adjustment circuits to be implemented in an optimized manner that exhibits a reduced overall circuit size and power consumption, while having improved lock characteristics over a wide range of frequencies.Type: GrantFiled: May 19, 2005Date of Patent: December 30, 2008Assignee: Micron Technology, Inc.Inventors: Tyler Gomm, Gary Johnson
-
Circuit for and method of generating a delay in an input/output port of an integrated circuit device
Patent number: 7468616Abstract: A circuit for generating a delayed output in an input/output port of a device adapted to implement circuits operating on a range of voltages is disclosed. The circuit comprises a first terminal of a delay stage of said input/output port coupled to receive a signal to be output by the circuit; a first pass gate coupled to the first terminal; a capacitor having a first terminal coupled to the output of the first pass gate and a second terminal coupled to ground; a second pass gate coupled to the first terminal of the capacitor; and a second terminal of said delay stage of said input/output port coupled to the second pass gate and outputting a delayed signal based upon the second pass gate. A method of generating a delayed output in an input/output stage of a device adapted to implement circuits operating on a range of voltages is also disclosed.Type: GrantFiled: August 30, 2006Date of Patent: December 23, 2008Assignee: Xilinx, Inc.Inventors: Venu Kondapalli, Prasad Rau -
Publication number: 20080309387Abstract: A DLL circuit according to an embodiment of the present invention includes: a delay line configured to output a plurality of delayed signals of a reference signal, the delay line including, a plurality of first delay units connected in series with each other, each of the first delay units being configured to output a delayed signal of the reference signal, a blocking circuit inserted between the first delay units, the blocking circuit being capable of switching between passing and blocking an input delayed signal of the reference signal, and the delay time of the blocking circuit being integer times as large as each of the delay time of the first delay units, and one or more second delay units connected in parallel with the blocking circuit, the same signal as the delayed signal that is input in the blocking circuit being input in the second delay units, each of the second delay units being configured to output a delayed signal of the reference signal, and the delay time of each of the second delay units beinType: ApplicationFiled: May 1, 2008Publication date: December 18, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Fumiyuki YAMANE
-
Publication number: 20080309388Abstract: A measuring apparatus having a frequency-swept heterodyne-type frequency converter equipped with a frequency-swept signal source and a multiplier includes means for detecting the timing of reference burst signals that have been subjected to frequency conversion by the frequency converter, with the frequency of the output signals of the frequency-swept signal source locked; means for generating periodic pulse signals; and means for adjusting the phase relationship between the pulse signals and the reference burst signals using the detected timing; and means for sweeping the frequency of the output signals of the frequency-swept signal source using pulse signals that have been subjected to a phase relationship adjustment.Type: ApplicationFiled: May 16, 2008Publication date: December 18, 2008Applicant: AGILENT TECHNOLOGIES, INC.Inventors: Tomoki Hashimoto, Tomoo Konishi
-
Publication number: 20080303571Abstract: A delay circuit to generate and output a delayed signal delayed from an input signal includes a reference pulse generating circuit to generate a reference pulse train in response to the input of the input signal, the reference pulse generating circuit having a feedback circuit containing a delay portion to determine a time interval between the reference pulses, a counter to output count signals based on a reference clock, the counter receiving the reference pulse train generated by the reference pulse generating circuit as the reference clock, and a delayed signal output circuit to generate and output the delayed signal based on the input signal and the count signals.Type: ApplicationFiled: June 4, 2008Publication date: December 11, 2008Inventor: Toshiaki MOTOYUI
-
Publication number: 20080303570Abstract: Circuits, methods and systems are disclosed providing clock synchronization circuits for synchronized clock distribution for a plurality of devices in a semiconductor device. The clock synchronization apparatus includes an independent synchronization circuit and a dependent synchronization circuit. The independent synchronization circuit may provide synchronized clock distribution for a first destination while the dependent synchronization circuit may provide synchronized clock distribution to a second destination. A method for synchronized clock distribution to a plurality of destinations is also described.Type: ApplicationFiled: June 7, 2007Publication date: December 11, 2008Applicant: MICRON TECHNOLOGY, INC.Inventor: Seong-hoon Lee
-
Publication number: 20080303574Abstract: An internal clock signal driver circuit includes a delay block that delays a rising clock signal and a falling clock signal, and outputs a delayed rising clock signal and a delayed falling clock signal, a rising DLL clock signal generating block that receives and combines the rising clock signal, the falling clock signal, and the delayed rising clock signal, and outputs a rising DLL clock signal, and a falling DLL clock signal generating block that receives and combines the rising clock signal, the falling clock signal, and the delayed falling clock signal, and outputs a falling DLL clock signal.Type: ApplicationFiled: December 28, 2007Publication date: December 11, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Kang Youl Lee
-
Publication number: 20080297218Abstract: An integrated circuit includes a delay lock loop (DLL) circuit that generates incremental delay line signals and a delay line output signal based on a received clock signal. A pulse-width modulation (PWM) control module generates a PWM control signal. A tunable circuit having variable capacitance is controlled based on the delay line output signal, the PWM control signal, and one of the incremental delay line signals.Type: ApplicationFiled: July 28, 2008Publication date: December 4, 2008Inventors: Jody Greenberg, Sehat Sutardja
-
Publication number: 20080290919Abstract: The clock generator for semiconductor memory apparatus which includes: a first divider configured to divide a frequency of a first internal clock generated by using an external clock; a first delay unit configured to delay an output of the first divider by first delay time; a second divider configured to divide a frequency of an output of the first delay unit; a second delay unit configured to delay the output of the second divider by second delay time; a phase comparator configured to compare a phase of the output of the first divider with a phase of the output of the second delay unit and output a result of the comparison; and a delay time setting unit configured to set the first delay time on the basis of the output of the phase comparator.Type: ApplicationFiled: August 5, 2008Publication date: November 27, 2008Applicant: Hynix Semiconductor Inc.Inventor: HYUN WOO LEE
-
Patent number: 7457392Abstract: A delay locked loop includes a first delay device for obtaining a fine setting and a downstream-connected second delay device for obtaining a coarse setting of the delay time. The control signals for controlling the respective delay devices are provided by synchronization latches, which receive a clock obtained by the output signal of the first delay device for obtaining the fine setting. The delay locked loop enables a linear operating behavior at a high operating frequency and is particularly suitable when a differential embodiment of the two delay devices is used.Type: GrantFiled: October 8, 2002Date of Patent: November 25, 2008Assignee: Infineon Technologies AGInventors: Christian Weis, Thomas Miller, Patrick Heyne
-
Patent number: 7456673Abstract: Provided is a multi-phase clock generator which is not influenced by a mismatch and of which a maximum frequency is not limited. The multi-phase clock generator includes a first delay line, a second delay line, a phase detector, and an up/down counter. The first delay line generates a first clock signal by delaying an input clock for a first delay time. The second delay line generates a second clock signal by delaying the input clock for a second delay time in response to a control signal. The phase detector detects a phase difference between the first and second clock signals. The up/down counter generates the control signal in response to an output of the phase detector.Type: GrantFiled: January 22, 2007Date of Patent: November 25, 2008Assignees: Postech Foundation, Postech Academy-Industry FoundationInventors: Seung Jun Bae, Hong June Park
-
Patent number: 7456665Abstract: A Phase shifter for generating a phase-shifted, in particular phase-delayed, output signal from an input signal is disclosed. In one embodiment, the phase shifter includes a first delay line and at least one further delay line with respectively cascaded delay elements that form a U-shaped signal path along which at least one delay element is adapted to be controlled to be optionally opening or closing. A phase discriminator located at the input side of which a clock signal and a signal from one of the delay lines can be applied, and the output side of which is connected with a respective control input of the delay elements. The clock signal can also be applied to the first delay line, so that a feedback loop is formed by the phase discriminator and at least one of the delay lines. The input signal can be applied to the delay line whose signal output is not connected with the phase discriminator, and the output signal can be output therefrom.Type: GrantFiled: August 16, 2006Date of Patent: November 25, 2008Assignee: Qimonda AGInventors: Torsten Hinz, Andreas Jakobs, Benaissa Zaryouh
-
Patent number: 7456664Abstract: The invention discloses a delay-locked loop circuit with input means for a signal that is to be delayed, the input means comprising means for splitting the input signal into a first and a second branch. The signal in the first branch is connected to a component for delaying the signal, and the signal in the second branch is used as a non-delayed reference for the delay caused by the delay component in the first branch. The delay component is a passive tunable delay line, and the circuit comprises tuning means for the tunable delay line, the tuning means being affected by said reference signal, and the first branch comprises output means for outputting a delayed signal with a chosen phase delay. Suitably, the delay component is continuously tunable, for example a tunable ferroelectric delay line.Type: GrantFiled: December 10, 2003Date of Patent: November 25, 2008Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Harald Jacobsson, Spartak Gevorgian, Thomas Lewin
-
Publication number: 20080284477Abstract: An on-chip jitter measurement circuit and corresponding method are provided for receiving a reference clock and a signal of interest, including a latch for comparing the arrival time of the signal of interest to the reference clock, a delay chain in signal communication with the reference clock for varying the arrival time of the reference clock, the delay chain having a first stage, a middle stage, and a last stage, a voltage controller in signal communication with the middle stage of the delay chain for controlling the delay of the arrival time of the reference clock while permitting the first and last stages of the delay chain to retain a full voltage swing independent of the delay.Type: ApplicationFiled: May 22, 2008Publication date: November 20, 2008Inventors: David F. Heidel, Keith A. Jenkins
-
Publication number: 20080285375Abstract: A module includes a semiconductor device, a phase adjustment circuit generating a second clock so that a phase adjustment signal output from the semiconductor device and a first clock have a predetermined phase relationship, and an output circuit that is provided in the semiconductor device and generates the phase adjustment signal from the second clock.Type: ApplicationFiled: May 21, 2008Publication date: November 20, 2008Inventor: Yasurou Matsuzaki
-
Patent number: 7453297Abstract: The methods and circuits of the various embodiments of the present invention relate to deskewing a generated clock signal. According to one embodiment, a method of deskewing a clock signal in a circuit having a delay line comprises steps of measuring an intrinsic delay in a delay line; aligning the frequency of a generated clock signal with the frequency of a reference clock signal; and aligning the phase of the generated clock signal and the reference clock signal using the measured intrinsic delay. According to another embodiment, a circuit for deskewing a clock signal in a circuit having a delay line is also described.Type: GrantFiled: August 5, 2005Date of Patent: November 18, 2008Assignee: XILINX, Inc.Inventor: Alireza S. Kaviani
-
Patent number: 7450675Abstract: A multi-channel receiver, digital edge tuning circuit and a method for operating the same is disclosed. The digital edge tuning circuit for tuning phases of an input signal and a clock signal, comprises a delay-tuning circuit for receiving the input signal and delaying the input signal to generate a fine-tuned signal; a delay set comprising a plurality of delays connected serially one by one, the input of the delay set coupled to the fine-tune circuit, for receiving the fine-tuned signal; a plurality of sample/hold circuits, each of the sample/hold circuits coupled to a corresponding output of one of the delays and the fine-tune circuit, for sampling and holding the corresponding output; and a dynamic edge tuning circuit, coupled to the sample/hold circuits, for controlling a common delay time delayed by the delay-tuning circuit according to which one of the sample/hold circuits samples a data edge of the input signal.Type: GrantFiled: June 28, 2005Date of Patent: November 11, 2008Assignee: Himax Technologies LimitedInventors: Hui-Min Wang, Chung-Ming Huang, Lin-Kai Bu
-
Patent number: 7449928Abstract: According to the present invention, there is provided a semiconductor device including: a phase locked loop circuit having, a phase frequency detector which receives a reference signal and a frequency-divided signal, and outputs a phase difference detection signal by performing phase comparison, a charge pump which receives the phase difference detection signal and outputs a charge pump signal by converting a voltage change into a current change, a loop filter which receives the charge pump signal, and outputs a control voltage by passing components having frequencies not more than a predetermined frequency, a voltage controlled oscillator which outputs a frequency signal having a frequency based on the control voltage, and a frequency divider which receives the frequency signal, and outputs the frequency-divided signal by dividing the frequency; a mask signal generator which generates a mask signal masking a timing at which the phase frequency detector compares phases of the frequency-divided signal and theType: GrantFiled: January 11, 2007Date of Patent: November 11, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Kobayashi
-
Publication number: 20080272813Abstract: The present application generally relates to apparatuses such as television signal processing apparatus that process radio frequency signals. More specifically, the present application is particularly useful in integrated circuits that must receive a radio frequency signal and simultaneously use circuitry where the timing of the operations are based on the received RF signal and circuitry where the timing is based on a fixed rate signal with sensitivity to clock jitter. According to an exemplary embodiment, the apparatus comprises, a first input (RefClk), a second input (PllClk), an output (CLK 1X), a delay means (405, 410, 415, 420, 425), and a logic means (430, 435, 440, 445, 450, 455, 460, 465, and 470) to compare a plurality of stages of said delay means to produce an signal at said output.Type: ApplicationFiled: February 2, 2004Publication date: November 6, 2008Inventor: Aaron Reel Bouillet
-
Patent number: 7447106Abstract: A methodology is disclosed that enables the delay stages of an analog delay locked loop (DLL) or phase locked loop (PLL) to be programmed according to the operating condition, which may depend on the frequency of the input reference clock. The resulting optimized delay stages allow for a broad frequency range of operation, fast locking time over a wide range of input clock frequencies, and a lower current consumption at high clock frequencies. Better performance is achieved by allowing the number of analog delay stages active during a given operation to be flexibly set. The deactivation or turning off of unused delay stages conserves power at higher frequencies. The high frequency range of operation is increased by using a flexible number of delay stages for various input clock frequencies. Because of the rules governing abstracts, this abstract should not be used to construe the claims.Type: GrantFiled: December 8, 2005Date of Patent: November 4, 2008Assignee: Micron Technology, Inc.Inventors: Kang Yong Kim, Dong Myung Choi
-
Patent number: 7447289Abstract: Delay time between an input of data to a circuit block and an output of the data from the data block is measured in accordance with a timing at which the data from the circuit block is acquired by a measurement register and a timing at which the data from the circuit block is acquired by a data latch. An LSI tester sets well voltage adjustment values so that delay time of each circuit block is averaged. From voltages generated by the adjustment voltage generating circuit, a selector selects voltages that are in accordance with the well voltage adjustment values. The voltages selected are applied to a well of a CMOS transistor of each clock timing adjustment circuit. Delay time between timings of inputted clocks is thus adjusted.Type: GrantFiled: March 26, 2004Date of Patent: November 4, 2008Assignees: Sharp Kabushiki Kaisha, National Institute of Advanced Industrial Science and TechnologyInventors: Munehiro Uratani, Eiichi Takahashi, Yuji Kasai, Tetsuya Higuchi, Masahiro Murakawa
-
Patent number: 7447108Abstract: An output controller includes: an output enable signal generator for generating corresponding ones among a plurality of output enable signals based on a preset column address strobe (CAS) latency, each of the output enable signals having information relating to a delay time from an activation timing of a CAS signal; and an output driving signal generator for receiving the plurality of output enable signals corresponding to the preset CAS latency and outputting rising and falling output driving signals for controlling an output timing of data.Type: GrantFiled: June 29, 2006Date of Patent: November 4, 2008Assignee: Hynix Semiconductor Inc.Inventor: Hoon Choi
-
Patent number: 7446580Abstract: A phase detection system for use with a synchronous mirror delay or a delay-locked loop in order to reduce the number of delay stages required, and therefore increase the efficiency, is disclosed. The invention includes taking a clock input signal and a clock delay or feedback signal, each having timing characteristics, and differentiating between four conditions based upon the timing characteristics of the signals. The phase detector and associated circuitry then determines, based upon the timing characteristics of the signals, which of a number of phase conditions the signals are in. Selectors select the signals to be introduced into the synchronous mirror delay or delay-locked loop by the timing characteristics of the phase conditions. The system is able to utilize the falling clock edge of the clock input signal, and the lock time is decreased under specific phase conditions.Type: GrantFiled: September 2, 2004Date of Patent: November 4, 2008Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 7443216Abstract: Disclosed herein is improved delay locked loop (DLL) initialization circuitry that alters the measurement used to initialize the variable delay line's delay (e.g., entry point or exit point) by using three clock phases: the DLL reference clock (input to the delay line), the reference clock as trimmed by a delay Tref, and the feedback clock as trimmed by a delay Tfb. By using these three phases at the appropriate time, the measurement is aware of the Tac trim for both positive (Tref) and negative (Tfb) trims. Specifically, measurement ‘start’ and ‘stop’ signals each pass through only one of delays Tref and Tfb, such that error in the measurement is a function of both Tref and Tfb. This improves the accuracy of the measurement such that additional shifting of the DLL is not necessary after initialization, and allows a wide trim range even for high clock frequencies.Type: GrantFiled: February 20, 2007Date of Patent: October 28, 2008Assignee: Micron Technology, Inc.Inventors: Tyler Gomm, Eric Booth, Jongtae Kwak
-
Publication number: 20080252346Abstract: A circuit having a clock signal synchronizing device with capability to filter clock-jitters is disclosed. One embodiment provides a delayed locked loop with capability to filter clock-jitter. Further, the invention relates to a clock signal synchronizing method with capability to filter clock-jitter.Type: ApplicationFiled: April 16, 2007Publication date: October 16, 2008Applicant: QIMONDA AGInventor: Martin Brox
-
Publication number: 20080252345Abstract: Systems and methods are provided to generate a reset signal, such as to facilitate synchronization. In one embodiment, a system to generate a reset signal includes an offset generator that provides an offset clock signal having a frequency offset relative to a frequency of an input clock signal. A reset generator generates the reset signal in response to detecting a periodic phase shift between the offset clock signal and the input clock signal.Type: ApplicationFiled: April 12, 2007Publication date: October 16, 2008Inventors: Joseph Deschamp, Carl R. Cochrane
-
Publication number: 20080252344Abstract: A method for synchronizing a plurality of programmable timing verniers with a reference pulse signal, each of the verniers being programmable to one of a plurality of timing steps within a delay range determined by a control signal applied to a bias input. A first and second control vernier is selected from the plurality of verniers, the first control vernier is programmed to a first delay, and the second control vernier is programmed to a second delay. The first and second control verniers are triggered together to generate respective first and second delay signals. A difference pulse signal is generated with a duty cycle corresponding to a difference between the generated first delay signal and second delay signal. The duty cycle of the pulse signal is compared to a duty cycle of the reference pulse signal to generate a difference signal pulse.Type: ApplicationFiled: June 23, 2008Publication date: October 16, 2008Applicant: MOSAID TECHNOLOGIES INCORPORATEDInventor: Bruce Millar
-
Publication number: 20080252347Abstract: A device and method for detecting timing of an edge of a signal with respect to a timing of a predefined edge of a periodic signal is provided, wherein the edge defines a state change between a first state and a second state of the signal, and wherein the device can include: a phase-shift element to shift the phase of the signal relative to the phase of the periodic signal by a phase shift value at which the state change can be sensed at a point in time determined by the timing of the predefined edge; and a detection element to detect the timing of the edge relative to the timing of the predefined edge on the basis of the phase shift value. The phase-shift element can be an adjustable delay element for delaying the signal by an adjustable delay value as a phase shift value.Type: ApplicationFiled: April 14, 2008Publication date: October 16, 2008Inventor: Stefan Schabel
-
Publication number: 20080238506Abstract: A semiconductor memory device is capable of performing a modulation of output clock signals in order to prevent EMI characteristics of a system having the semiconductor memory device from being degraded. The semiconductor memory device includes a modulation clock signal generator, a clock input unit, a first modulation unit, a delay locked loop circuit, and a second modulation unit. The modulation clock signal generator generates a modulation clock signal. The clock input unit generates a reference clock signal from a system clock signal. The first modulation unit generates a modulated clock signal by modulating the reference clock signal with the modulation clock signal. The delay locked loop circuit performs a delay locking operation on the modulated clock signal to generate a delay locked clock signal. The second modulation unit modulates the delayed locked clock signal with the modulation clock signal.Type: ApplicationFiled: December 28, 2007Publication date: October 2, 2008Applicant: Hynix Semiconductor Inc.Inventor: Hoon CHOI
-
Publication number: 20080231334Abstract: A clock signal transmission circuit having a variable initial value for a wait time that is required until a clock signal stabilizes. The clock signal is generated from an original clock signal. The wait time setting unit generates a plurality of wait time signals to wait until the original clock signal stabilizes before providing the clock signal to the internal circuit. A wait time determination unit selects one of the wait time signals and provides the selected wait time signal to a clock control unit. The wait time determination unit includes a data holding circuit which generates a selection signal in accordance with the initial value, a selection circuit which selects one of the wait time signals based on the selection circuit, and an initial value setting circuit enabling the initial value to be varied.Type: ApplicationFiled: March 14, 2008Publication date: September 25, 2008Applicant: Fujitsu LimitedInventor: Ryoko OZAO
-
Publication number: 20080232179Abstract: A read latency control circuit is described having a clock synchronization circuit and a read latency control circuit. The clock synchronization circuit includes an adjustable delay line to generate an output clock signal whose phase is synchronized with the phase of the input clock signal. The read latency control circuit captures a read command signal relative to the timing of the input clock signal and outputs the read command signal relative to the timing of the output clock signal such that the read command signal is outputted indicative of a specified read latency.Type: ApplicationFiled: March 15, 2007Publication date: September 25, 2008Applicant: Micron Technology, Inc.Inventor: Jongtae Kwak
-
Publication number: 20080232178Abstract: An apparatus, includes a counter which counts a frequency of input of a first signal, a delay controller which generates a second signal by adding a delay to the first signal, the delay corresponding to the frequency, and a control circuit which halts the counter counting the frequency, when a phase difference between the first signal and the second signal is a predetermined value.Type: ApplicationFiled: March 6, 2008Publication date: September 25, 2008Applicant: NEC CORPORATIONInventor: Mutsumi Aoki
-
Publication number: 20080224747Abstract: Herein disclosed is a variable delay circuit, including a first delay portion that delays an input signal; an output portion; and a variable impedance portion provided coupled between the first delay portion and an the output portion.Type: ApplicationFiled: March 5, 2008Publication date: September 18, 2008Inventor: Shigetaka ASANO
-
Publication number: 20080218230Abstract: A clock test apparatus for a semiconductor integrated circuit includes a delay unit configured to delay an internal clock signal. A comparison unit compares the phase of an output signal of the delay unit with the phase of a reference clock signal. A phase discrimination unit receives a test mode signal, the reference clock signal, and an output signal of the comparison unit, thereby outputting a discrimination signal.Type: ApplicationFiled: December 27, 2007Publication date: September 11, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Young Bo Shim
-
Publication number: 20080218231Abstract: A differential line compensation apparatus, semiconductor chip and system are disclosed.Type: ApplicationFiled: April 29, 2008Publication date: September 11, 2008Applicant: INFINEON TECHNOLOGIES AGInventors: Ban Hok GOH, Dieter DRAXELMAYR
-
Patent number: 7423464Abstract: The invention relates to an apparatus for precise modulation of signal phase and signal delay, respectively, and signal amplitude, comprising a first fixed-delay device having its input coupled to an input signal, a first variable delay device having its input coupled to said input signal and having a control input for delay adjustment, a first amplitude control device in series with the first variable delay device, providing at its output an amplitude controlled signal and having a control input for adjusting the output amplitude, a phase detector with linear characteristic having its two inputs connected to the output of the fixed-delay device and the output of the first amplitude control device, an error measurement device having its negative input connected to the output of the phase detector and its positive input connected to a control signal, an amplifier with low-pass characteristic having its input connected to the output of the error measurement device and its output to the control input of the firsType: GrantFiled: April 3, 2007Date of Patent: September 9, 2008Inventor: Johann-Christoph Scheytt
-
Patent number: 7423462Abstract: Clock capturing synchronization circuitry first generates a synchronized clock signal from a reference clock signal, then captures the synchronized clock signal, and continues to output a synchronized clock signal after the reference clock signal is removed. The clock capturing synchronization circuitry also reduces input referred jitter in the synchronized clock signal.Type: GrantFiled: July 18, 2006Date of Patent: September 9, 2008Assignee: Micron Technology, Inc.Inventors: Adrian J Drexler, Debra M Bell, Tyler J Gomm, Seong-hoon Lee
-
Publication number: 20080211557Abstract: The timing of output signals can be controlled by coupling a digital signal through a signal distribution tree having a plurality of branches extending from an input node to respective clock inputs of a plurality of latches. A phase interpolator is included in a signal path common to all of the branches, and a respective delay line is included in each of the branches. Each of the latches couples a signal applied to its data input to an output terminal responsive to a transition of the digital signal applied to its clock input. The delay lines are adjusted so that the latches are simultaneously clocked. The delay of the phase interpolator is adjusted so that the signals are coupled to the output terminals of the latches with a predetermined timing relationship relative to signals coupled to output terminals of a second signal distribution tree.Type: ApplicationFiled: May 16, 2008Publication date: September 4, 2008Applicant: Micron Technology, Inc.Inventor: Paul A. LaBerge
-
Publication number: 20080211556Abstract: A delay clock circuit for delaying an input clock signal includes cascade connection of components each comprising first and second inverters. A delay clock control circuit is operated so that a through current can pass through a connection node between the first and second inverters for causing charge competition for a given period of time in transition of the input to the component. The delay clock control circuit includes a P-type transistor disposed, for example, between a power line and the connection node for receiving the output of the second inverter at the gate thereof.Type: ApplicationFiled: February 7, 2008Publication date: September 4, 2008Inventor: Akira MASUO
-
Patent number: 7420430Abstract: Method and arrangement for generating an output clock signal with an adjustable phase relation from a plurality of input clock signals. A method and an arrangement are provided for generating an output clock signal (o), in which a plurality of input clock signals (s, c) that have a predetermined phase relationship to one another, are weighted with respective weighting factors (A, 1-A), and in which the weighted input clock signals (s?, c?) are added in order to generate a summated clock signal (i). The summated clock signal (i) is integrated in an integrator (8) and optionally amplified in order to generate the output clock signal (o). An output clock signal (o) with an adjustable phase relation can be generated with such a method and such an arrangement, in which the requirements placed on the input clock signals are less stringent.Type: GrantFiled: August 1, 2005Date of Patent: September 2, 2008Assignee: Infineon Technologies AGInventors: Claudio Andreotti, Edoardo Prete, Anthony Sanders
-
Patent number: 7417478Abstract: Methods, circuits, devices, and systems are provided, including a delay line for a delay-locked loop. One method includes providing a reference clock to a first delay unit in a delay line. The delay line includes a number of delay units coupled together. Even delay units, among the delay units, are coupled to an even clock line to generate a first intermediate clock. Odd delay units are coupled to an odd clock line to generate a second intermediate clock. The even and odd delay units are configured to in a manner intended to restrict an increase in drive to load ratio and to intrinsic delay as additional delay units are coupled to the number of delay units.Type: GrantFiled: February 6, 2006Date of Patent: August 26, 2008Assignee: Micron Technology, Inc.Inventors: Kang Yong Kim, Jongtae Kwak
-
Publication number: 20080197900Abstract: A delay locked loop that controls a delay time period by using a shifter and an adder includes a master delay locked loop and a slave delay locked loop. The master delay locked loop outputs a first digital value corresponding to one clock cycle of a first input clock signal. The slave delay locked loop receives the first digital value and delays a second input clock signal for a time period smaller than the one clock cycle of the first input clock signal. The slave delay locked loop includes a shifter, an operator, and a variable delay circuit. The shifter shifts the first digital value to generate a second digital value. The operator adds or subtracts an offset value to or from the second digital value to generate a third digital value, wherein the offset value varies according to a process, a voltage, and a temperature (PVT). The variable delay circuit delays the second input clock signal for a time period corresponding to the third digital value.Type: ApplicationFiled: January 14, 2008Publication date: August 21, 2008Inventor: Kwan-yeob Chae
-
Patent number: 7414444Abstract: Clock capturing synchronization circuitry first generates a synchronized clock signal from a reference clock signal, then captures the synchronized clock signal, and continues to output a synchronized clock signal after the reference clock signal is removed. The clock capturing synchronization circuitry also reduces input referred jitter in the synchronized clock signal.Type: GrantFiled: July 18, 2006Date of Patent: August 19, 2008Assignee: Micron Technology, Inc.Inventors: Adrian J Drexler, Debra M Bell, Tyler J Gomm, Seong-hoon Lee
-
Patent number: 7414446Abstract: A DLL circuit of a semiconductor memory apparatus includes a frequency sensing unit that generates and outputs a high frequency signal and a low frequency signal on the basis of a CAS latency signal. A clock dividing unit divides the frequency of an internal clock by a predetermined value and generates a divided clock in response with whether the high frequency signal is enabled or the low frequency signal is enabled. A phase sensing unit that switches a reference clock and a comparison clock, compares the phases thereof in accordance with whether the high frequency signal is enabled or the low frequency signal is enabled, selectively switches first and second phase control signals generated on the basis of the comparison result, and outputs the switched signals.Type: GrantFiled: December 22, 2006Date of Patent: August 19, 2008Assignee: Hynix Semiconductor Inc.Inventor: Kyoung Nam Kim
-
Patent number: 7414451Abstract: The clock generator for semiconductor memory apparatus which includes: a first divider; a first delay unit; a second divider; a second delay unit; a duty-cycle corrector; a third divider; a third delay unit; a phase comparator; and a delay time setting unit. The clock generator for semiconductor memory apparatus exactly performs phase correction and duty cycle correction using frequency-divided clocks. Therefore, it is possible to generate reliable clocks and to improve the operational performance of a system using the clock generator.Type: GrantFiled: November 29, 2006Date of Patent: August 19, 2008Assignee: Hynix Semiconductor Inc.Inventor: Hyun-Woo Lee
-
Publication number: 20080191764Abstract: A system and method for generating a delayed clock signal of an input clock signal involves selectively delaying the input clock signal to produce the delayed clock signal based on the duty cycle of the input clock signal and the duty cycle of a logic signal derived from a logic operation of the input clock signal and the delayed clock signal.Type: ApplicationFiled: February 9, 2007Publication date: August 14, 2008Inventors: Peter Ngee Ching Lim, Chang Huat Tan, Kin Soon Liew
-
Publication number: 20080191765Abstract: A broadband multi-phase output delay locked loop (DLL) circuit can be operated in a wide range of frequencies and generate various phases. Unlike conventional voltage control delay lines in which delay cells are connected in series, the DLL circuit utilizes a delay matrix in which a resistant network is used so that the number of delay cells connected in series is reduced, various phases can be outputted, and a delay interval error (phase error) due to the resistant network is minimized. The current of the delay cells is controlled so that the delay cells in the delay matrix can operate in a wide range of frequencies, and load capacitance values of capacitors connected in parallel in the delay cells can be controlled.Type: ApplicationFiled: February 11, 2008Publication date: August 14, 2008Applicants: Samsung Electronics Co., Ltd., POSTECH Academy Industry FoundationInventors: Ho-young KIM, Dong-bee JANG, Jae-yoon SIM, Young-sang KIM
-
Publication number: 20080186067Abstract: A Delayed Locked Loop Circuit of DLL comprises a buffer that receives a power-down signal and an inverted signal of a first clock signal; first and second delay lines an output device that outputs signals corresponding to the output signals of the first and second delay lines respectively; a replica delay unit, a phase comparator for comparing a phase difference between the output signal of the second buffer and the output signal of the replica delay unit; and a delay line controller for controlling delay times of the first delay line and the second delay line by corresponding to a comparison result of the phase comparator. The DLL circuit is configured such that the first and second buffers are disabled when the power-down mode entry notifying signal corresponding to a power-down mode is provided.Type: ApplicationFiled: April 7, 2008Publication date: August 7, 2008Inventor: Young Jun KU