Slope Control Of Leading Or Trailing Edge Of Rectangular (e.g., Clock, Etc.) Or Pulse Waveform Patents (Class 327/170)
-
Patent number: 9843324Abstract: A voltage-mode transmitter includes a calibration circuit having a replica circuit. By adjusting a feedback voltage driving a gate of a replica transistor in the replica circuit so that an impedance of the replica circuit matches an impedance of a variable resistor, the calibration circuit calibrates an output impedance of a single slice driver.Type: GrantFiled: November 10, 2016Date of Patent: December 12, 2017Assignee: QUALCOMM IncorporatedInventors: Madjid Hafizi, George Shing
-
Patent number: 9843325Abstract: A level shifter circuit includes a level shifting unit configured to receive signals that may vary in a first range via a positive input terminal and a negative input terminal, respectively and to output signals that may vary in a second range to a positive output terminal and a negative output terminal, respectively, where the second range is larger than the first range, a first pre-charging unit configured to pre-charge the positive output terminal to a predetermined level when a clock is in a first level, and a second pre-charging unit configured to pre-charge the negative output terminal to the predetermined level when the clock is in the first level.Type: GrantFiled: December 14, 2016Date of Patent: December 12, 2017Assignee: SK Hynix Inc.Inventor: Taek-Sang Song
-
Patent number: 9794087Abstract: An apparatus comprising a plurality of driver circuits and a plurality of control registers. The plurality of driver circuits may be configured to modify a memory signal that transfers read data across a read line to a memory controller. The plurality of control registers may be configured to enable one or more of the driver circuits. A pull up strength and a pull down strength of the memory signal may be configured in response to how many of the plurality of driver circuits are enabled. The plurality of driver circuits implement an asymmetric pull up and pull down of the memory signal.Type: GrantFiled: March 3, 2016Date of Patent: October 17, 2017Assignee: INTEGRATED DEVICE TECHNOLOGY, INC.Inventors: Yue Yu, Craig DeSimone, Al Xuefeng Fang, Yanbo Wang
-
Patent number: 9742387Abstract: The present disclosure is applicable to electronic fields, and provides a voltage comparator. The voltage comparator includes a first branch, a second branch and a third branch. The first branch and the second branch both have self-biasing capabilities, and require no dedicated bias circuit. Under the same power voltage, the static power consumption of the voltage comparator is relatively low; fewer the power consuming branches exist in the circuit, and the reliability is high under low power consumption.Type: GrantFiled: July 7, 2016Date of Patent: August 22, 2017Assignee: Shenzhen Goodix Technologies Co., Ltd.Inventor: Chang Zhan
-
Patent number: 9728532Abstract: An electro-static discharge (ESD) protection circuit utilizes a gate-drain breakdown characteristic of high electron mobility transistors (HEMTs) in a dual stacked configuration to provide a discharge path for electro-static discharges, while having a minimal effect on the associated circuit which is being protected.Type: GrantFiled: April 13, 2012Date of Patent: August 8, 2017Assignee: Qorvo US, Inc.Inventors: Swaminathan Muthukrishnan, Nathaniel Peachey, Cody Hale, Ralph Williamson
-
Patent number: 9722829Abstract: A pulse shaping circuit is configured to shape a waveform of an edge of a signal applied to a switch of a power amplifier included in an on-off keying transmitter.Type: GrantFiled: February 26, 2014Date of Patent: August 1, 2017Assignees: Samsung Electronics Co., Ltd., Postech Academy-Industry FoundationInventors: Jae Sup Lee, Bum Man Kim, Han-Kyu Lee, Dae Chul Jeong, Tae Young Chung
-
Patent number: 9712257Abstract: An apparatus, and method therefor, relates generally to a transmitter. In such an apparatus, a decoder is configured to receive a data input and control signals and to generate state signals responsive to a control signal of the control signals and data polarity the data input. Select circuitry is configured to receive coded signals to replace the data input with a pull-up code and a pull-down code of the coded signals responsive to the state signals and the control signals for propagation of the pull-up code and the pull-down code in place of the data input.Type: GrantFiled: August 12, 2016Date of Patent: July 18, 2017Assignee: XILINX, INC.Inventors: Sing Keng Tan, David S. Smith
-
Patent number: 9673793Abstract: Apparatuses and methods for adjusting timing of signals are described herein. An example method may include providing an output clock signal responsive to an input clock signal, and adjusting a slew rate of the output clock signal by a delayed output clock signal.Type: GrantFiled: July 22, 2015Date of Patent: June 6, 2017Assignee: Micron Technology, Inc.Inventor: Yantao Ma
-
Patent number: 9628058Abstract: A skew correction circuit includes: a phase-difference detection circuit that generates a phase difference signal indicating a phase difference between an edge of a first signal that is one signal of differential signals and an edge of a second signal that is another signal of the differential signals; and a correction-signal generation circuit that generates a correction signal having an inverted phase of the second signal by combining the phase difference signal and the first signal.Type: GrantFiled: June 22, 2016Date of Patent: April 18, 2017Assignee: FUJITSU LIMITEDInventor: Teruaki Yagoshi
-
Patent number: 9614505Abstract: A differential driving circuit according to embodiments of the inventive may include a first driver drives a first pad to a first voltage according to a first driving signal, a second driver drives a second pad to a second voltage according to a second driving signal, a first and second capacitors for receiving a first and second voltage changes of the first and the second pad at one end thereof respectively to transmit the first and the second voltage change to the other end thereof respectively in a transition interval in which voltages of the first and second pads are changed, transition interval voltage adder circuit adds voltages respectively transmitted thereto through the first and second capacitors, and a transition interval asymmetry compensation circuit adjusts a slope of at least one of the first and second driving signals according to the added voltage.Type: GrantFiled: August 9, 2016Date of Patent: April 4, 2017Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Min-Hyung Cho, Yi-Gyeong Kim, Chun-Gi Lyuh, Young-deuk Jeon
-
Patent number: 9548876Abstract: A system includes a first transmitter, a second transmitter, a third transmitter and a controller, where the first transmitter is arranged for transmitting a first signal to a first transmission line, the second transmitter is arranged for transmitting a second signal to a second transmission line, and the third transmitter is arranged for transmitting a third signal to a third transmission line. The controller is coupled to the first transmitter, the second transmitter and the third transmitter, and is arranged for setting impedances of the first transmitter, the second transmitter and the third transmitter according to a coding jitter determination result.Type: GrantFiled: October 22, 2015Date of Patent: January 17, 2017Assignee: MEDIATEK INC.Inventor: Kai-Hui Tseng
-
Patent number: 9543942Abstract: The present invention comprises a method and apparatus for controlling an IGBT device. The method comprises, upon receipt of a first and at least one further IGBT control signals, the first IGBT control signal indicating a required change in operating state of the IGBT device, controlling an IGBT driver module for the IGBT device to change an operating state of the IGBT device by applying a first logical state modulation at an input of an IGBT coupling channel, and applying at least one further modulation to the logical state at the input of the IGBT coupling channel in accordance with the at least one further IGBT control signal within a time period from the first logical state modulation, the time period being less than a state change reaction period ?t for the at least one IGBT device.Type: GrantFiled: November 22, 2013Date of Patent: January 10, 2017Assignee: NXP USA, Inc.Inventors: Thierry Sicard, Philippe Perruchoud
-
Patent number: 9466540Abstract: Provided is a detection apparatus that detects process variation in a plurality of comparators that each output a comparison result obtained by comparing a signal level of an input signal to a reference level, the detection apparatus comprising a signal input section that inputs the input signal and the reference level in common to the comparators, and sequentially changes the signal level of the input signal; and a detecting section that detects, for each signal level, a number of comparison results that indicate a predetermined result, from among the comparison results of the comparators, and detects the process variation based on a distribution of the number of comparison results that indicate the predetermined result.Type: GrantFiled: January 29, 2013Date of Patent: October 11, 2016Assignees: ADVANTEST CORPORATION, THE UNIVERSITY OF TOKYOInventors: Takahiro Yamaguchi, Satoshi Komatsu, Kunihiro Asada, James Sumit Tandon
-
Patent number: 9436312Abstract: An input apparatus includes: a touch sensor 11; a piezoelectric element 13; a piezoelectric element drive unit 15; a control unit 17 configured to detect a pressure load on the touch sensor 11 based on an output signal of the piezoelectric element 13 and, when the pressure load satisfies a standard to provide a tactile sensation, to control the piezoelectric element drive unit 15 to drive the piezoelectric element 13 such that the tactile sensation is provided to a pressing object; a connection switchover unit 14 configured to selectively connect the piezoelectric element 13 to the control unit 17 or the piezoelectric element drive unit 15; and a discharge circuit 16 configured to discharge electric charge in the piezoelectric element 13.Type: GrantFiled: August 26, 2010Date of Patent: September 6, 2016Assignee: KYOCERA CorporationInventor: Katsuhiko Shimizu
-
Patent number: 9425786Abstract: A gate driver circuit for the power switch is disclosed. The gate driver circuit includes a resistor network coupled to the power switch. The resistor network includes a plurality of resistors and a control unit operatively coupled to the resistor network. The control unit detects an occurrence of a commutation phase and a saturation phase based on an identity of the power switch and corresponding time stamps associated with a start of a delay phase, the commutation phase, and the saturation phase. The control unit further controls the resistor network to provide different resistance values in at least two of a delay phase, a commutation phase, and a saturation phase when the power switch is transitioned to a first state. A method for driving the power switch is also disclosed.Type: GrantFiled: November 17, 2014Date of Patent: August 23, 2016Assignee: General Electric CompanyInventors: Thomas Alois Zoels, Alvaro Jorge Mari Curbelo, Miguel Garcia Clemente
-
Patent number: 9386237Abstract: An image processing device performs image processing on an image being captured to display the image on a display unit having a resolution lower than a resolution of the image. The image processing device includes an extraction section that extracts an edge component from the image, an edge enhancing section that enhances the edge component by performing low-pass filter processing on the edge component after performing full-wave rectification processing on the edge component, a combining section that combines the enhanced edge component with the image to generate a composite image, and a resolution conversion section that performs resolution conversion of the composite image to match a resolution of the composite image with the resolution of the display unit.Type: GrantFiled: May 1, 2015Date of Patent: July 5, 2016Assignee: Canon Kabushiki KaishaInventor: Nana Ohyama
-
Patent number: 9319034Abstract: An integrated circuit can include at least one slew generator circuit comprising at least one body biasable reference transistor, the slew generator circuit configured to generate at least a first signal having a slew rate that varies according to characteristics of the reference transistor; a pulse generator circuit configured to generate a pulse signal having a first pulse with a duration corresponding to the slew rate of the first signal; and a counter configured to generate a count value corresponding to a duration of the first pulse.Type: GrantFiled: June 30, 2015Date of Patent: April 19, 2016Assignee: Mie Fujitsu Semiconductor LimitedInventors: David A. Kidd, Edward J. Boling, Vineet Agrawal, Samuel Leshner, Augustine Kuo, Sang-Soo Lee, Chao-Wu Chen
-
Patent number: 9306579Abstract: Techniques for controlling a driver to reduce data dependent noise, such as simultaneous switching effects and cross-talk effects. A plurality of drivers may each receive a data segment to transmit and a plurality of data segments that other drivers will transmit. A driver controller may adjust the time at which the data segment is transmitted in response to the plurality of data segments that the other drivers will transmit. The adjustment may compensate for simultaneous switching noise and cross-talk by, for example, delaying the transmission of a data segment or changing the slew rate of the signal carrying the data segment.Type: GrantFiled: July 29, 2013Date of Patent: April 5, 2016Assignee: Micron Technology, Inc.Inventors: Chang Ki Kwon, Greg A. Blodgett
-
Patent number: 9275707Abstract: A memory controller includes a bus driver that allows the controller to support both a semiconductor memory device supporting a low power double data rate 3 (LPDDR3) transmission method and a semiconductor memory device supporting a low power double data rate 4 (LPDDR4) transmission method.Type: GrantFiled: December 19, 2013Date of Patent: March 1, 2016Assignee: Samsung Electronics Co., Ltd.Inventor: Kyung-Hoi Koo
-
Patent number: 9270262Abstract: A circuit includes a first set of transistors and a second set of transistors. The first set of transistors is configured to be turned on in a sequential manner. The second set of transistors is configured to be turned on in a sequential manner after the first set of transistors is turned on. A transistor of the first set of transistors corresponds to a first time delay. The first set of transistors corresponds to a second time delay that is a multiple of the first time delay.Type: GrantFiled: January 17, 2014Date of Patent: February 23, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsung-Yen Tsai, Atul Katoch
-
Patent number: 9231589Abstract: A reference output device includes a low side selector configured to select a first voltage level as an output signal. The output signal is a reference voltage. The reference output device also includes a high side selector configured to select a second voltage level as the output signal. The reference output device also includes a slew rate control configured to switch the output signal between the first voltage level and the second voltage level at a constant slew rate.Type: GrantFiled: December 11, 2013Date of Patent: January 5, 2016Assignee: NXP B.V.Inventors: Hok-tung Wong, Yang Zhao, Brad Gunter, Alma Anderson, James Caravella
-
Patent number: 9164534Abstract: A circuit for skew reduction, includes: first signal lines configured to transmit first signals delayed by first paths respectively; second signal lines configured to transmit second signals delayed by second paths respectively; and a first swap circuit, wherein the first swap circuit is configured to swap and connect the at least one of the first signal lines to the at least one of the second signal lines, when a mutual delay time difference of the second signals in a state where the at least one of the first signal lines is swapped and connected to the at least one of the second signal lines is smaller than a mutual delay time difference of the second signal lines in a state where the first signal lines is connected to the second signal lines without being swapped.Type: GrantFiled: July 18, 2013Date of Patent: October 20, 2015Assignee: SOCIONEXT INC.Inventors: Yutaka Nemoto, Yoshimasa Ogawa
-
Patent number: 9130560Abstract: An apparatus, comprising a load; an output FET having a drain coupled to the load; a first and second of a pair strong FETs, wherein: a) a source of the first of the pair of the strong FETs is coupled to the load; b) a drain of the first pair of the strong FETs is coupled to the source of the second of the of the pair of the strong FETs; the drain of the second pair of the strong FETs is coupled to a gate of the output FET; and a fixed current mirror is coupled to the gate of the first of the pair of the strong FETs.Type: GrantFiled: January 30, 2013Date of Patent: September 8, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Adam L. Shook
-
Patent number: 9118321Abstract: An exemplary differential output buffer includes a mixing stage and an output stage. The mixing stage includes a mixing circuit that mixes a differential data signal and an inverted delayed differential data signal to generate a mixed differential data signal. The output stage includes a first and a second output stage differential pair of transistors. Sources of the transistors in each of the output stage differential pairs are commonly coupled. Gates of the transistors in the first and second output stage differential pairs are supplied with the differential data signal and the mixed differential data signal, respectively. Drains of corresponding ones of the transistors in the first and second output stage differential pairs are commonly connected to form output nodes to output an emphasized differential data signal. The mixing stage includes a mixing ratio setting circuit that sets the mixing ratio to one of 1:0, 1:1, and 0:1.Type: GrantFiled: March 23, 2012Date of Patent: August 25, 2015Assignee: MegaChips CorporationInventors: Yoshinori Nishi, Purushotham Brahmavar Ramakrishna, Srinivas Rao Madala
-
Patent number: 9077325Abstract: A circuit may include a detector, an approximator, a look-up table, a scaler, and an integrator. The detector may generate a first difference signal and a second different signal based on an input and an output. The approximator may generate, using a one's complement operation, an index based on approximated modulus values of the first difference signal and the second difference signal. The look-up table may select one of a plurality of scaling factors based upon the index. The scaler may adjust the first difference signal and the second difference signal based on the selected scaling factor. The integrator may generate the output based on the adjusted first difference signal and the adjusted second difference signal.Type: GrantFiled: July 1, 2013Date of Patent: July 7, 2015Assignee: ANALOG DEVICES, INC.Inventors: Christopher Mayer, Hazarathaiah Malepati, Manish J. Manglani
-
Patent number: 9059684Abstract: An integrated circuit for switching a transistor is disclosed. In some embodiments, an operational amplifier is configured to drive a transistor, and slew rate control circuitry is configured to control the slew rate of the transistor source voltage during turn on. The transistor source voltage is employed as feedback to the operational amplifier to facilitate closed loop control of the transistor source voltage during switching of the transistor.Type: GrantFiled: November 20, 2013Date of Patent: June 16, 2015Assignee: Silego Technology, Inc.Inventors: Thomas D. Brumett, Jr., Marcelo Martinez, John Othniel McDonald
-
Patent number: 9054681Abstract: The present invention pertains to a high speed duty cycle correction and double to single ended conversion circuit for PLL, comprising a reshaper stage, a single-edge detection circuit and a duty cycle restorer. The present invention introduces a way to convert double-ended output of PLL VCO into single-ended signal and adjust duty cycle of PLL VCO's output waveform by 50%, so that the circuit can output single ended clock signal with 50% duty cycle.Type: GrantFiled: August 23, 2011Date of Patent: June 9, 2015Assignee: China Electronic Technology Corporation, 24th Research InstituteInventors: Youhua Wang, Junan Zhang, Dongbing Fu, Gangyi Hu, Jun Liu, Ruzhang Li, Guangbing Chen
-
Patent number: 9041439Abstract: A circuit includes a first power node at a first voltage level, a second power node at a second voltage level, a first voltage driver, a first current driver, and a control unit. The first voltage driver is configured to electrically couple a first output node to the first power node when a first input signal at the first input node is at a first logic state, and electrically couple a first output node to the second power node when the first input signal is at a second logic state. The first current driver is configured to inject or extract a first adjustment current into or out of a first output node. The control unit is configured to generate a measurement result of the first voltage level, and to set the first adjustment current according to the measurement result.Type: GrantFiled: August 30, 2013Date of Patent: May 26, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Yu-Nan Shih
-
Patent number: 9041436Abstract: To reduce power supply noises occurring in a control circuit unit for controlling an output buffer. A semiconductor device includes unit buffers for driving a data output terminal, impedance control circuits for controlling the unit buffers, and a control circuit unit for controlling the impedance control circuits. The impedance control circuits and the control circuit unit operate by mutually-different power supplies, the control circuit unit supplies pull-up data and pull-down data in mutually reverse phase to the impedance control circuits, and the impedance control circuits convert the pull-up data and the pull-down data from reverse phase to in-phase and supply the same to the unit buffers. Thereby, a noise is difficult to occur in a power supply VDD used for the control circuit unit.Type: GrantFiled: October 26, 2011Date of Patent: May 26, 2015Assignee: PS4 Luxco S.a.r.l.Inventors: Shunji Kuwahara, Hiroki Fujisawa
-
Publication number: 20150137866Abstract: Apparatuses and methods are described that include a plurality of drivers corresponding to a single via. A number of drivers can be selected to operate individually or together to drive a signal through a single via. Additional apparatus and methods are described.Type: ApplicationFiled: September 15, 2014Publication date: May 21, 2015Inventor: Feng Lin
-
Publication number: 20150109041Abstract: Provided is a semiconductor apparatus which includes a plurality of output buffers configured to connect a plurality of power sources, and a data noise measuring unit configured to fix an output data of a selected output buffer among the plurality of output buffers to have a specific level, measure a noise of the output data using a capacitance and control a slew rate of the plurality of output buffers based on the noise.Type: ApplicationFiled: December 23, 2014Publication date: April 23, 2015Inventors: Sung Woo HAN, Ic Su OH, Jun Ho LEE, Boo Ho JUNG, Sun Ki CHO, Yang Hee KIM, Tae Hoon KIM
-
Patent number: 9007104Abstract: There is provided an apparatus for output buffering having a half-swing rail-to-rail structure. The apparatus provides output buffering by using a switch structure in order to attain a high slew rate and low power characteristics, thereby reducing current consumption. The provided apparatus for output buffering having a half-swing rail-to-rail structure includes a first output buffer, driven between a first voltage rail and a second voltage rail and outputting a first output signal in response to a first input signal and a second input signal, and a second output buffer, driven between the first and the second voltage rails and a third voltage rail and outputting a second output signal in response to a third input signal and a fourth input signal.Type: GrantFiled: March 6, 2014Date of Patent: April 14, 2015Assignee: MagnaChip Semiconductor, Ltd.Inventors: Chang Ho Ahn, Byung Jae Nam, Sang Hyun Park, Jae Hong Ko, Hyun Jin Shin
-
Patent number: 8994413Abstract: A method for driving a controllable power semiconductor switch, having a first input terminal and first and second output terminals coupled to a voltage supply and a load, the first and second output terminals providing an output of the power semiconductor switch, includes adjusting a gradient of switch-off edges of an output current and an output voltage of the power semiconductor switch by a voltage source arrangement coupled to the input terminal. A gradient of switch-on edges of an output current and an output voltage is adjusted by a controllable current source arrangement that is coupled to the input terminal and generates a gate drive current. The profile of the gate drive current from one switching operation to a subsequent switching operation, beginning at a rise in the output current and ending at a decrease in the output voltage, is varied at most within a predefined tolerance band.Type: GrantFiled: April 26, 2013Date of Patent: March 31, 2015Assignee: Infineon Technologies AGInventors: Peter Kanschat, Andre Arens, Hartmut Jasberg, Ulrich Schwarzer
-
Publication number: 20150084694Abstract: A buffer circuit is provided. The buffer circuit includes an operational amplifier and a slew-rate compensating circuit. The operational amplifier amplifies an input voltage signal and generates an output voltage signal. The slew-rate compensating circuit generates a compensation current based on a voltage difference between the input voltage signal and the output voltage signal, and provides the compensation current to a load stage of the operational amplifier.Type: ApplicationFiled: May 23, 2014Publication date: March 26, 2015Inventor: Sung-Ho Lee
-
Patent number: 8988118Abstract: Disclosed is a high-swing voltage-mode transmitter or line driver. The transmitter can operate over a wide range of supply voltages. Increasing the available output swing merely involves increasing the supply voltage; the circuit adapts to maintain the desired output impedance. This allows for a tradeoff between output amplitude and power consumption. Another advantage of the proposed architecture is that it compensates for process, voltage, and temperature (PVT) and mismatch variations so as to keep rise and fall times matched. This feature reduces common-mode noise and hence EMI in systems in which the transmitter is used.Type: GrantFiled: January 6, 2014Date of Patent: March 24, 2015Assignee: PMC-Sierra, Inc.Inventors: Julien Faucher, Michael Ben Venditti
-
Patent number: 8988116Abstract: Provided is a method for driving a semiconductor device, which allows a reduction in scale of a circuit, reduce the power consumption, and increase the speed of reading data. An H level (data “1”) potential or an L level (data “0”) potential is written to a node of a memory cell. Potentials of a source line and a bit line are set to the same potential at an M level (L level<M level<H level) so that the potential of the node is held. When the potential of the bit line is maintained at the M level, data “1” is read and when the potential of the bit line is reduced to an L level, data “0” is read.Type: GrantFiled: December 20, 2012Date of Patent: March 24, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiroki Inoue, Tatsuya Onuki
-
Patent number: 8975931Abstract: A circuit configuration for the limiting of current intensity and/or the edge slope of electrical signals includes: a voltage source; a switching element connected to the voltage source and equipped for switching the voltage source; and a limiting unit functionally positioned between the switching element and the voltage source, the limiting unit being equipped to limit a current intensity and/or an edge slope of an electrical signal in response to a switching process of the voltage source while using the switching element.Type: GrantFiled: June 3, 2011Date of Patent: March 10, 2015Assignee: Robert Bosch GmbHInventor: Ingo Koehler
-
Patent number: 8970263Abstract: A semiconductor device driving unit to supply a drive signal to a gate of a semiconductor switching device, the semiconductor device driving unit comprising: a plurality of gate impedance circuits selectably connectable to the gate of the semiconductor switching device; and a selector to select one or more of the gate impedance circuits to connect to the semiconductor switching device. Also provided is a method of supplying a drive signal to a gate of a semiconductor switching device, the method comprising: selecting one or more of a plurality of gate impedance circuits to be connected to the gate of the semiconductor switching device based on one or more operating conditions and stored data relating to the one or more operating conditions; and connecting the selected one or more of the gate impedance circuits to the semiconductor switching device.Type: GrantFiled: September 18, 2013Date of Patent: March 3, 2015Assignee: Control Techniques LimitedInventors: Richard Samuel Gibson, Richard Mark Wain, Robert Anthony Cottell, Robert Gwyn Williams
-
Patent number: 8957715Abstract: An integrated circuit includes an output driver circuit having a plurality of output driver devices connected in a parallel arrangement and an output driver controller that is capable of individually controlling the conducting states of the output driver devices. In at least one embodiment, the controller is capable of achieving any of a plurality of different fall times (and/or rise times) in an output signal by appropriately controlling the conducting states of the output devices if a change in the state of the output signal is desired, in some implementations, the controller is capable of achieving different waveshapes during rising and/or failing edges of an output signal.Type: GrantFiled: October 17, 2012Date of Patent: February 17, 2015Assignee: Allegro Microsystems, LLCInventor: Jeff Eagen
-
Patent number: 8952738Abstract: Disclosed is a slew rate control device using a switching capacitor which includes a first capacitor that is connected to a target circuit operated in response to a clock signal, and controls a rising slope of a signal output from the target circuit when the clock signal is in a high state; a switch that is connected to the first capacitor in parallel, receives a reverse signal of the clock signal, as a control signal, and is turned on when the clock signal is in a low state; and a second capacitor that is connected to the switch in series, and controls a falling slope of the signal output from the target circuit when the clock signal is in the low state.Type: GrantFiled: July 29, 2014Date of Patent: February 10, 2015Assignee: Soongsil University Research Consortium Techno-ParkInventors: Seong Woong Cho, Hoo Young Shin, Chang Kun Park
-
Publication number: 20150035574Abstract: Disclosed is a slew rate control device using a switching capacitor which includes a first capacitor that is connected to a target circuit operated in response to a clock signal, and controls a rising slope of a signal output from the target circuit when the clock signal is in a high state; a switch that is connected to the first capacitor in parallel, receives a reverse signal of the clock signal, as a control signal, and is turned on when the clock signal is in a low state; and a second capacitor that is connected to the switch in series, and controls a falling slope of the signal output from the target circuit when the clock signal is in the low state.Type: ApplicationFiled: July 29, 2014Publication date: February 5, 2015Inventors: Seong Woong CHO, Hoo Young Shin, Chang Kun Park
-
Patent number: 8947133Abstract: A voltage mode driver system includes a plurality of VMD cells, a plurality of auxiliary cells, a control logic and an output node. The plurality of VMD cells are configured to generate a first output. The plurality of VMD cells are configured to generate a calibrated effective resistance at different signal levels according to a calibration signal. The plurality of auxiliary cells are configured to generate a second output. The output node combines the first output and the second output into a driver output. The control logic is configured to control the plurality of auxiliary cells and the second output according to a selected level. The plurality of VMD cells may be configured to generate a calibrated effective resistance at different signal levels according to a calibration signal. A calibration component is configured to determine a voltage dependence effect and to generate a calibration signal according to the determined voltage dependence effect.Type: GrantFiled: February 4, 2013Date of Patent: February 3, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Yu-Nan Shih
-
Patent number: 8947126Abstract: A driver for a switch includes a primary side having a trigger input and a secondary side comprising an analog-to-digital converter (ADC). The primary side and the secondary side are separated by a galvanic isolation barrier and communicate via a communication circuit. The primary side is configured to receive a trigger signal at the trigger input and forward the trigger signal to the ADC of the secondary side of the driver via the communication circuit. The ADC is configured to start a measurement upon receiving the trigger signal.Type: GrantFiled: October 10, 2011Date of Patent: February 3, 2015Assignee: Infineon Technologies Austria AGInventors: Jens Barrenscheen, Laurent Beaurenaut
-
Patent number: 8947144Abstract: Apparatuses and methods for duty cycle adjustment are disclosed herein. An example apparatus may include a node, a phase mixer, and a duty cycle adjuster circuit. The phase mixer may have a first step duty cycle response and may be configured to provide a first output signal to the node in accordance with the first step duty cycle response. The duty cycle adjuster circuit may have a second step duty cycle response complementary to the first step duty cycle response and may be configured to provide a second signal to the node in accordance with the second step duty cycle response.Type: GrantFiled: June 18, 2013Date of Patent: February 3, 2015Assignee: Micron Technology, Inc.Inventor: Yantao Ma
-
Patent number: 8937494Abstract: A method for detecting rising and falling transitions of internal signals of an array or integrated circuit. An apparatus used in the method comprises a delay line with a plurality of first to Nth delay elements, latches, and first to Nth groups of logic gates. Each of the first to Nth groups of the logical gates includes an AND gate and a NOR gate. The method determines rising and falling signals based on output signals of the logic gates in the apparatus; in odd numbered groups of the logic gates, the AND gate detects the rising transition and the NOR gate detects the falling transition; in even numbered groups of the logic gates, the AND gate detects the falling transition and the NOR gate detects the rising transition.Type: GrantFiled: December 10, 2013Date of Patent: January 20, 2015Assignee: International Business Machines CorporationInventors: Andreas Arp, Guenther Hutzl, Michael Koch, Matthias Ringe
-
Publication number: 20150002200Abstract: A circuit may include a detector, an approximator, a look-up table, a scaler, and an integrator. The detector may generate a first difference signal and a second different signal based on an input and an output. The approximator may generate, using a one's complement operation, an index based on approximated modulus values of the first difference signal and the second difference signal. The look-up table may select one of a plurality of scaling factors based upon the index. The scaler may adjust the first difference signal and the second difference signal based on the selected scaling factor. The integrator may generate the output based on the adjusted first difference signal and the adjusted second difference signal.Type: ApplicationFiled: July 1, 2013Publication date: January 1, 2015Applicant: ANALOG DEVICES, INC.Inventors: Christopher MAYER, Hazarathaiah MALEPATI, Manish J. MANGLANI
-
Patent number: 8923444Abstract: A receiver for decoding a communication signal is disclosed. The receiver includes an input port and a filter. The input port receives the communication signal from a communication medium. The communication signal comprises a sequence of symbols. Each symbol of the symbol sequence is an analog pulse that has a leading edge of exponential shape. The exponential shape has an exponential growth parameter value that has been selected from values ?0 and ?1, which are distinct positive values. For each symbol of the symbol sequence, the exponential growth parameter value for the leading edge of the symbol has been selected based on a corresponding bit from a stream of information bits. The filter receives the communication signal from the input port and filters the communication signal to obtain an output signal. The transfer function of the filter has one or more zeros at ?0.Type: GrantFiled: June 30, 2014Date of Patent: December 30, 2014Assignee: Board of Regents, The University of Texas SystemInventor: Robert H. Flake
-
Patent number: 8917131Abstract: Apparatus and methods may operate so that arrival times of a data signal at gates of transistors are controlled to switch the transistors at different times to modulate the slew rate of a signal on a node. Additional embodiments are also described.Type: GrantFiled: December 9, 2011Date of Patent: December 23, 2014Assignee: Micron Technology, Inc.Inventor: Daesik Song
-
Publication number: 20140368244Abstract: Apparatuses and methods for duty cycle adjustment are disclosed herein. An example apparatus may include a node, a phase mixer, and a duty cycle adjuster circuit. The phase mixer may have a first step duty cycle response and may be configured to provide a first output signal to the node in accordance with the first step duty cycle response. The duty cycle adjuster circuit may have a second step duty cycle response complementary to the first step duty cycle response and may be configured to provide a second signal to the node in accordance with the second step duty cycle response.Type: ApplicationFiled: June 18, 2013Publication date: December 18, 2014Inventor: Yantao Ma
-
Patent number: 8912824Abstract: A method and apparatus for detecting rising and falling transitions of internal signals of an array or integrated circuit. The apparatus comprises a delay line with a plurality of first to Nth delay elements, latches, and first to Nth groups of logic gates. Each of the first to Nth groups of the logical gates includes an AND gate and a NOR gate. The method and apparatus determines rising and falling signals based on output signals of the logic gates; in odd numbered groups of the logic gates, the AND gate detects the rising transition and the NOR gate detects the falling transition; in even numbered groups of the logic gates, the AND gate detects the falling transition and the NOR gate detects the rising transition.Type: GrantFiled: September 5, 2013Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Andreas Arp, Guenther Hutzl, Michael Koch, Matthias Ringe