Master-slave Bistable Latch Patents (Class 327/202)
  • Patent number: 10560100
    Abstract: Embodiments of the disclosure are drawn to apparatuses and methods for arranging configurable logic circuits such that the configurable logic circuit may be configured to form one or more of several logic circuits by coupling a combination of nodes included in the logic circuit. Configuring the configurable logic circuit may include modification of a single wiring layer.
    Type: Grant
    Filed: July 23, 2019
    Date of Patent: February 11, 2020
    Assignee: Micron Technology, Inc.
    Inventor: Ken Ota
  • Patent number: 10530346
    Abstract: An aspect of the disclosure includes a comparator circuit comprising: a master latch comprising a first amplifier circuit and a first latch circuit coupled to an output of the first amplifier circuit; a slave latch comprising a second amplifier circuit having an input coupled to the output of the first amplifier circuit, and a second latch circuit coupled to an output of the second amplifier circuit; and a hysteresis compensation circuit coupled to the output of the second amplifier circuit and configured to cause a first predetermined signal level shift of an output signal of the first amplifier circuit in response to a high signal level at the output of the second amplifier circuit, and configured to cause a second predetermined signal level shift of an output signal of the first amplifier circuit in response to a low signal level at the output of the second amplifier circuit.
    Type: Grant
    Filed: April 25, 2019
    Date of Patent: January 7, 2020
    Assignees: IMEC VZW, VRIJE UNIVERSITEIT BRUSSEL
    Inventors: Oscar Elisio Mattia, Davide Guermandi
  • Patent number: 10511293
    Abstract: A semiconductor device may include a clock driver including a first gate line, a second gate line, a third gate line and a fourth gate line each extending in a first direction, the first gate line and the second gate line each configured to receive a clock signal, and the third gate line and the fourth gate line each configured to receive an inverted clock signal; a master latch circuit overlapping the first gate line and the third gate line such that the master latch circuit receive the clock signal from the first gate line and receive the inverted clock signal from the third gate line; and a slave latch circuit overlapping the second gate line and the fourth gate line such that the slave latch circuit receives the clock signal from the second gate line, and receives the inverted clock signal from the fourth gate line.
    Type: Grant
    Filed: August 14, 2018
    Date of Patent: December 17, 2019
    Assignees: Samsung Electronics Co., Ltd., Korea Advanced Institute of Science and Technology
    Inventors: Jae-Woo Seo, Youngsoo Shin, Jinwook Jung
  • Patent number: 10483956
    Abstract: During a period in which a first signal S1 and second signal S2 are both set to a first level, an initializing circuit initializes a capacitor voltage. Multiple circuit units are coupled in parallel between an intermediate line and a second line. An output circuit generates an output signal SOUT that changes level when the capacitor voltage crosses a predetermined threshold value VTH. Each circuit unit includes a resistor Rg and first path arranged in series between the intermediate and second lines and a second path parallel to the first path. The first path is configured to turn on when the first signal S1 is the second level and the corresponding bit of an input code is a first value. The second path is configured to turn on when the second signal S2 is the second level and the corresponding bit of the input code is a second value.
    Type: Grant
    Filed: July 19, 2018
    Date of Patent: November 19, 2019
    Assignee: ROHM CO., LTD.
    Inventor: Masanobu Tsuji
  • Patent number: 10469062
    Abstract: Circuits and a corresponding method are used to eliminate or greatly reduce SET induced glitch propagation in a radiation hardened integrated circuit. A clock distribution circuit and an integrated circuit portioning can be radiation hardened using one or two latch circuits interspersed through the integrated circuit, each having two or four latch stages.
    Type: Grant
    Filed: May 3, 2011
    Date of Patent: November 5, 2019
    Assignee: Aeroflex Colorado Springs Inc.
    Inventor: Viorel Olariu
  • Patent number: 10446070
    Abstract: Provided are a display device, a scan driver, and a method of manufacturing the same. A scan driver includes: a level shifter configured to output a power and a signal, and a scan signal generating circuit configured to generate a scan signal based on the power and the signal supplied from the level shifter, the scan signal generating circuit including a buffer configured to transmit a clock signal to a stage of a shift register, the buffer including two inverters, one of the two inverters being included in a multi-buffer.
    Type: Grant
    Filed: August 5, 2015
    Date of Patent: October 15, 2019
    Assignees: LG Display Co., Ltd., Ewha University—Industry Collaboration Foundation
    Inventors: Jiah Kim, Juyoung Lee, Byeongseong So, Seungjun Lee
  • Patent number: 10418975
    Abstract: An apparatus is provided which comprises a clock inverter having an input coupled to a clock node, the clock inverter having an output, wherein the clock inverter has an N-well which is coupled to a first power supply; and a plurality of sequential logics coupled to the output of the clock inverter and also coupled to the clock node, wherein at least one sequential logics of the plurality of the sequential logics has an N-well which is coupled to a second power supply, wherein the second power supply has a voltage level lower than a voltage level of the first power supply.
    Type: Grant
    Filed: September 8, 2016
    Date of Patent: September 17, 2019
    Assignee: Intel Corporation
    Inventors: Amit Agarwal, Steven K. Hsu, Ram K. Krishnamurthy
  • Patent number: 10396761
    Abstract: A flip-flop includes a first node charging circuit configured to charge a first node with inverted input data generated by inverting input data, a second node charging circuit configured to charge a second node with the input data, and first through eighth NMOS transistors. The flip-flop is configured to latch the input data at rising edges of a clock signal and output latched input data as output data. The flip-flop includes an internal circuit configured to charge a sixth node with inverted input data generated by inverting the latched input data.
    Type: Grant
    Filed: August 4, 2017
    Date of Patent: August 27, 2019
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hyun-Chul Hwang, Min-Su Kim, Dae-Seong Lee
  • Patent number: 10396763
    Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.
    Type: Grant
    Filed: October 25, 2017
    Date of Patent: August 27, 2019
    Assignee: Avago Technologies International Sales Pte. Limited
    Inventor: Armond Hairapetian
  • Patent number: 10382019
    Abstract: An apparatus is provided which comprises: a multiplexer which is gated by a clock; and a flip-flop coupled to the multiplexer, wherein the flip-flop has a chain of at least four inverters one of which has an input to receive the clock.
    Type: Grant
    Filed: May 29, 2018
    Date of Patent: August 13, 2019
    Assignee: Intel Corporation
    Inventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Ram K. Krishnamurthy
  • Patent number: 10340900
    Abstract: In an embodiment, an apparatus includes a first latch including a true storage node and a complement storage node, a discharge circuit, and a second latch. The first latch may pre-charge the true storage node and the complement storage node to a first voltage level using a clock signal. The discharge circuit may, in response to a determination that a scan mode signal is asserted, selectively discharge either the true storage node or the complement storage node based on a value of a scan data signal, and otherwise may selectively discharge either the true storage node or the complement storage node based on a value of a data signal. The second latch may store a value of a data bit based on a voltage level of the true storage node and a voltage level of the complement storage node.
    Type: Grant
    Filed: December 22, 2016
    Date of Patent: July 2, 2019
    Assignee: Apple Inc.
    Inventors: Amrinder S. Barn, Bo Zhao, Michael A. Dreesen
  • Patent number: 10340899
    Abstract: This invention is a retention circuit retaining the state of a circuit node driven by a primary drive circuit. This circuit includes cross coupled first and second inverters and a transmission gate. The transmission gate receives a retention mode signal and isolates the retention circuit and the circuit node when a retention mode is active and connects the retention circuit and the circuit node when the retention mode is inactive. In the preferred embodiment the primary drive circuit is constructed of transistors having a standard voltage threshold and the retention circuit is constructed of transistors having a high voltage threshold greater than said standard voltage threshold. A tristate inverter isolates the retention circuit from the circuit node when not in retention mode and supplies an inverse of a signal from output of said first inverter when in retention mode.
    Type: Grant
    Filed: September 26, 2017
    Date of Patent: July 2, 2019
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Soman Purushothaman, Keshav Bhaktavatson Chintamani
  • Patent number: 10326955
    Abstract: A readout circuit for use with an image sensor includes a comparator coupled to compare a ramp signal from a ramp generator with an output signal from a pixel of a pixel array. A counter is coupled to the comparator to count until the comparator detects that a ramp signal value has reached an output signal value. The counter includes K cascade-coupled dynamic flip-flop circuits to generate the K least significant bits (LSBs) of the N-bit output of the counter. The counter also includes N-K cascade-coupled static flip-flop circuits to generate the N-K most significant bits (MSBs) of the N-bit output of the counter. A latch is coupled to the counter to store a count value generated by the counter after the ramp signal value has reached the output signal value.
    Type: Grant
    Filed: January 16, 2018
    Date of Patent: June 18, 2019
    Assignee: OmniVision Technologies, Inc.
    Inventors: Yingkan Lin, Charles Wu, Yu-Shen Yang
  • Patent number: 10326430
    Abstract: A flip-flop circuit configured to latch an input signal to an output signal is disclosed. The circuit includes a first latch circuit; and a second latch circuit coupled to the first latch circuit. In some embodiments, in response to a clock signal, the first and second latch circuits are complementarily activated so as to latch the input signal to the output signal, and the first and second latch circuits each comprises at most two transistors configured to receive the clock signal.
    Type: Grant
    Filed: April 12, 2017
    Date of Patent: June 18, 2019
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Po-Chia Lai, Meng-Hung Shen, Chi-Lin Liu, Stefan Rusu, Yan-Hao Chen, Jerry Chang-Jui Kao
  • Patent number: 10320369
    Abstract: In a sequential circuit, a first stage is configured to charge a voltage of a first node in response to a clock, and to discharge the voltage of the first node in response to the clock, a voltage of a second node, and data; a second stage is configured to charge the voltage of the second node in response to the clock, and to discharge the voltage of the second node in response to the clock and a logic signal; a combinational logic is configured to generate the logic signal based on the voltage of the first node, the voltage of the second node, and the data; and a latch circuit is configured to latch the voltage of the second node in response to the clock.
    Type: Grant
    Filed: February 23, 2018
    Date of Patent: June 11, 2019
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hyunchul Hwang, Minsu Kim
  • Patent number: 10277207
    Abstract: The present disclosure is directed to a master-slave flip-flop memory circuit having a partial pass gate transistor at the input of the master latch. The partial pass gate transistor includes a pull-up clock enabled transistor for selectively coupling a high output of a test switch to the input of the master latch. The input of the master latch is also directly coupled to a low output of the test switch around the partial pass gate. In addition, a revised circuit layout is provided in which the master latch has three inverters. A first inverter is coupled to the input of the master latch. Second and third inverters are coupled to an output of the first inverter, with the second inverter having an output coupled to the input of the first inverter, and the third inverter having an output coupled to an output of the master latch. The first and second inverters are clock enabled, and the third inverter is reset enabled.
    Type: Grant
    Filed: February 8, 2018
    Date of Patent: April 30, 2019
    Assignee: STMICROELECTRONICS INTERNATIONAL N.V.
    Inventors: Alok Kumar Tripathi, Amit Verma, Anuj Grover, Deepak Kumar Bihani, Tanmoy Roy, Tanuj Agrawal
  • Patent number: 10263603
    Abstract: The synchronous retention flip-flop circuit comprises a first circuit module suitable for being powered by an interruptible power source and a second circuit module suitable for being powered by a permanent power source. The first circuit module includes first and second latch stages, which are configured to store at least one datum while said interruptible power source is supplying power, transmitting means suitable for being controlled by a second control signal and configured to deliver said at least one datum to the second circuit module before an interruption of said interruptible power source, the second circuit module being configured to preserve said at least one datum during said interruption, and restoring means suitable for being controlled by a first control signal and configured to restore said at least one datum at the end of said interruption. Only the second control signal remains active during interruption of the interruptible power source.
    Type: Grant
    Filed: March 17, 2017
    Date of Patent: April 16, 2019
    Assignees: STMicroelectronics SA, STMicroelectronics International N.V.
    Inventors: Pascal Urard, Alok Kumar Tripathi
  • Patent number: 10261127
    Abstract: According to one embodiment, a semiconductor integrated circuit includes a logic circuit and a memory macro. The memory macro includes: a memory cell array including a memory bit cell; an output buffer; a sense amplifier configured to output data read from the memory cell array based on a first clock signal; a write driver configured to apply a write voltage; and a first register circuit that configured to fetch first input data based on a second clock signal, output the first input data to the write driver based on the second clock signal in a write operation, and outputs the first input data to the output buffer based on the first clock signal in a scan test of the logic circuit.
    Type: Grant
    Filed: September 11, 2017
    Date of Patent: April 16, 2019
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Kenichi Anzou, Toshiaki Dozaka
  • Patent number: 10243545
    Abstract: Disclosed herein is an electronic device including a flip flop and clock generation circuitry for controlling the flip flop. The flip flop includes a master latch receiving input for the flip flop, with the master latch latching the received input to its output in response to a first clock. The slave latch receives input from the output of the master latch, and latches the received input to its output in response to a second clock. The clock generation circuitry is configured to logically combine a device clock and an input clock to produce the first and second clocks.
    Type: Grant
    Filed: February 6, 2017
    Date of Patent: March 26, 2019
    Assignee: STMicroelectronics Asia Pacific Pte Ltd
    Inventors: Beng-Heng Goh, Yi Ren Chin
  • Patent number: 10204582
    Abstract: A shift register comprises an input unit, an output unit, a scan direction selecting unit and a data latching unit. The scan direction selecting unit is connected to a forward-scan signal input terminal, a backward-scan signal input terminal, a positive input terminal, an inverse input terminal and the data latching unit. The input unit is connected to a first clock signal input terminal, the forward-scan signal input terminal, the backward-scan signal input terminal, a low-level signal input terminal and the data latching unit. The data latching unit is connected to a reset signal input terminal, the input unit, the output unit, the scan direction selecting unit, and a high-level signal input terminal. The output unit is connected to a second clock signal input terminal, the data latching unit, the low-level signal input terminal, the high-level signal input terminal, the reset signal input terminal, and a signal output terminal.
    Type: Grant
    Filed: July 8, 2016
    Date of Patent: February 12, 2019
    Assignees: BOE TECHNOLOGY GROUP CO., LTD., ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
    Inventor: Fei Huang
  • Patent number: 10187043
    Abstract: According to one embodiment, a semiconductor integrated circuit comprises: a first flip-flop including a first input circuit, a first latch, a second latch, and a first output circuit; a second flip-flop including a second input circuit, a third latch, a fourth latch, and a second output circuit; and a clock buffer configured to output a common clock signal to the first flip-flop and the second flip-flop. A first output terminal of the second latch is coupled to an input terminal of the first output circuit, and a second output terminal of the second latch is directly coupled to an input terminal of the second input circuit.
    Type: Grant
    Filed: July 10, 2017
    Date of Patent: January 22, 2019
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Muneaki Maeno
  • Patent number: 10181842
    Abstract: A flip-flop element is configured to include FinFET technology transistors with a mix of threshold voltage levels. The data input path includes FinFET transistors configured with high voltage thresholds (HVT). The clock input path includes transistors configured with standard voltage thresholds (SVT). By including FinFET transistors with SVT thresholds in the clock signal path, the Miller capacitance of the clock signal path is reduced relative to HVT FinFET transistors, leading to lower rise time and correspondingly lower hold time. By including HVT threshold devices in the data input path, the flip-flop element attains high speed and low power operation. By including SVT threshold devices in the clock signal path, the flip-flop element achieves faster switching times in the clock signal path.
    Type: Grant
    Filed: November 18, 2015
    Date of Patent: January 15, 2019
    Assignee: NVIDIA CORPORATION
    Inventors: Ge Yang, Xi Zhang, Jiani Yu, Lingfei Deng, Hwong-Kwo Lin
  • Patent number: 10153754
    Abstract: A synchronous retention flip-flop circuit includes a first circuit module powered by an interruptible power source and a second circuit module powered by a permanent power source. The first circuit module includes a first latch circuit and a second latch circuit which are configured to store at least one datum while the interruptible power source is supplying power. A transmission circuit operates to deliver the at least one datum to the second circuit module before an interruption of the interruptible power source. The second circuit module preserves the at least one datum during the interruption. Following an end of the interruption, a restoring circuit transfers the at least one datum from the second circuit module to the first circuit module via a single one of the first and second latch circuits.
    Type: Grant
    Filed: March 16, 2017
    Date of Patent: December 11, 2018
    Assignees: STMicroelectronics International N.V., STMicroelectronics SA
    Inventors: Alok Kumar Tripathi, Amit Verma, Pascal Urard
  • Patent number: 10120028
    Abstract: Systems and methods for latches are presented. In one embodiment a system includes scan in propagation component, data propagation component, and control component. The scan in propagation component is operable to select between a scan in value and a recirculation value. The data propagation component is operable to select between a data value and results forwarded from the scan in propagation component, wherein results of the data propagation component are forwarded as the recirculation value to the scan in propagation component. The control component is operable to control an indication of a selection by the scan in propagation component and the data propagation component.
    Type: Grant
    Filed: September 6, 2016
    Date of Patent: November 6, 2018
    Assignee: Nvidia Corporation
    Inventors: Ilyas Elkin, Ge Yang
  • Patent number: 10044345
    Abstract: A flip-flop circuit for enhancing clock rates in high speed electronic circuits, the flip-flop circuit having an input terminal, an output terminal, and a third terminal that controls the flow of signal from the input terminal to the output terminal, comprising: two latches arranged in a master-slave configuration such that the input terminal of the first latch is also the input terminal of the flip-flop and the output terminal of the second latch is also the output terminal of the flip-flop; and at least one feedback path that adds signal to the input of the flip-flop from one of the outputs of the two latches.
    Type: Grant
    Filed: January 5, 2015
    Date of Patent: August 7, 2018
    Assignee: INDIAN INSTITUTE OF TECHNOLOGY, BOMBAY
    Inventors: Sakare Mahendra, Gupta Shalabh, Kumar Sadhu Pavan
  • Patent number: 10027321
    Abstract: An I/O driving circuit comprising a post driver. The post driver comprises: a first switch device, comprising a first terminal coupled to an I/O voltage, and comprising a second terminal, wherein the first switch device provides an initial driving voltage at the second terminal of the first switch device; and a first voltage providing device, comprising a first terminal coupled to the second terminal of the first switch device, and comprising a second terminal. The first voltage providing device is configured to provide a driving voltage at the second terminal of the first voltage providing device via providing a voltage drop to the initial driving voltage.
    Type: Grant
    Filed: June 23, 2015
    Date of Patent: July 17, 2018
    Assignee: MEDIATEK INC.
    Inventors: Chen-Feng Chiang, An-Siou Li
  • Patent number: 9985612
    Abstract: An apparatus is provided which comprises: a multiplexer which is gated by a clock; and a flip-flop coupled to the multiplexer, wherein the flip-flop has a chain of at least four inverters one of which has an input to receive the clock.
    Type: Grant
    Filed: August 24, 2016
    Date of Patent: May 29, 2018
    Assignee: Intel Corporation
    Inventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Ram K. Krishnamurthy
  • Patent number: 9979381
    Abstract: Methods and systems for clock gating are described herein. In certain aspects, a method for clock gating includes receiving an input signal of a flip-flop and an output signal of the flip-flop, and passing a clock signal to an input of a gate in the flip-flop if the input signal and the output signal have different logic values or both the input signal and the output signal have a logic value of zero. The method also includes gating the clock signal if both the input signal and the output signal have a logic value of one.
    Type: Grant
    Filed: October 28, 2016
    Date of Patent: May 22, 2018
    Assignee: QUALCOMM Incorporated
    Inventors: Seid Hadi Rasouli, Xiangdong Chen, Venugopal Boynapalli
  • Patent number: 9960753
    Abstract: Described is a latch which comprises: a first AND-OR-invert (AOI) logic gate; and a second AOI logic gate coupled to the first AOI logic gate, wherein the first and second AOI logic gates have respective first and second keeper devices coupled to a power supply node. Described is a flip-flop which comprises: a first latch including: a first AOI logic gate; and a second AOI logic gate coupled to the first AOI logic gate, wherein the first and second AOI logic gates have respective first and second keeper devices coupled to a power supply, the first latch having an output node; and a second latch having an input node coupled to the output node of the first latch, the second latch having an output node to provide an output of the flip-flop.
    Type: Grant
    Filed: July 13, 2016
    Date of Patent: May 1, 2018
    Assignee: Intel Corporation
    Inventors: Steven K. Hsu, Amit Agarwal, Ram K. Krishnamurthy
  • Patent number: 9947419
    Abstract: A first bitline driver includes a multiplexer for outputting data and write mask signals in functional mode, and test vector signal in test mode; a latch to latch the data signal in functional mode and the test vector signal in test mode; a latch to latch the write mask signal in functional mode and the test vector signal in test mode; a latch to latch the test vector signal and provide it to a scan output; and a write circuit for writing data to a memory cell based on the data signal. A second bitline driver includes a latch to latch a data signal in functional mode if a write mask signal is deasserted and to latch a test vector signal in test mode; a latch to latch the test vector signal and provide it to a scan output; and a write circuit for writing data to a memory cell.
    Type: Grant
    Filed: March 28, 2017
    Date of Patent: April 17, 2018
    Assignee: QUALCOMM Incorporated
    Inventors: Rakesh Kumar Sinha, Priyankar Mathuria, Sharad Kumar Gupta
  • Patent number: 9941866
    Abstract: In an aspect of the disclosure, a method and an apparatus are provided. The apparatus is a register array including first and second flip-flop latch arrays. The first flip-flop latch array includes a first set of master latches, a first set of slave latches coupled to the first set of master latches, and a first address port. The second flip-flop latch array includes a second set of master latches, a second set of slave latches coupled to the second set of master latches, and a second address port. The register array includes an address counter, coupled to the first flip-flop latch array and the second flip-flop latch array. The address counter is shared by the first flip-flop latch array and the second flip-flop latch array and configured to address, in parallel in a test mode, the first flip-flop latch array through the first address port and the second flip-flop latch array through the second address port.
    Type: Grant
    Filed: July 12, 2016
    Date of Patent: April 10, 2018
    Assignee: QUALCOMM Incorporated
    Inventors: Rakesh Vattikonda, Samrat Sinharoy, De Lu
  • Patent number: 9897655
    Abstract: A scan chain circuit includes first through N-th flip-flops connected in series to sequentially transfer data in response to a control signal, where N is an integer greater than 1. In the first through N-th flip-flops, the data are transferred in a first direction from the first flip-flop to the N-th flip-flop. The control signal is applied to the first through N-th flip-flops in a second direction opposite to the first direction from the N-th flip-flop to the first flip-flop.
    Type: Grant
    Filed: May 7, 2015
    Date of Patent: February 20, 2018
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: In-Gyu Park, Dong-Wook Seo, Chan-Ho Lee
  • Patent number: 9837992
    Abstract: A semiconductor circuit includes a first circuit determining a voltage of a first node in response to the clock signal and the input data signal, a first latch determining a voltage of a second node in response to the clock signal and the voltage of the first node, and a second circuit determining a voltage of a third node in response to the clock signal and the voltage of the second node. The output data signal is provided in response to the voltage of the third node, the clock signal controls a flip-flop operation with respect to the input data signal and the output data signal, and respective voltages are maintained constant at the first node, second node and third node regardless of level transitions in the clock signal so long as a level of the input data signal is maintained constant.
    Type: Grant
    Filed: March 22, 2016
    Date of Patent: December 5, 2017
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hyun-Chul Hwang, Min-Su Kim
  • Patent number: 9792968
    Abstract: A self-timed reset pulse generator includes a flip-flop, a tracking block, and a tracking circuit. The flip-flop receives an input signal and a feedback signal and outputting a reset signal. The tracking block has replicating cells coupled in series and replicates a structure in an external device. The tracking block has a first terminal and a second terminal. The first terminal and the second terminal are taking from the tracking block at a same location or two different locations. The tracking circuit unit receives the reset signal and receives the first terminal and the second terminal for respectively discharging the tracking block at the first terminal and sensing a voltage level at the second terminal as triggered by the reset signal. A track-out signal serving as the feed back signal is output to the flip-flop when the voltage level is less than or equal to a threshold.
    Type: Grant
    Filed: January 16, 2017
    Date of Patent: October 17, 2017
    Assignee: eMemory Technology Inc.
    Inventors: Chih-Chun Chen, Chun-Hung Lin, Cheng-Da Huang
  • Patent number: 9772648
    Abstract: A clock synchronizer adapted to synchronize reading a Timer that is clocked asynchronously to the system clock.
    Type: Grant
    Filed: October 20, 2015
    Date of Patent: September 26, 2017
    Assignee: Ambiq Micro, Inc.
    Inventor: Stephen James Sheafor
  • Patent number: 9768757
    Abstract: Integrated circuits having flip-flops with asynchronous reset capabilities are provided. The flip-flops may be single event upset (SEU) hardened registers implemented using dual-interlocked cell (DICE) latch circuits. A logic gate may be inserted at the data input of each flip-flop. A multiplexer may be inserted at the input of the clock tree that is being used to feed clock signals to each of the flip-flops. Both the logic gate and the multiplexer may receive an asynchronous reset signal. The multiplexer may also receive a normal clock signal and a delayed clock pulse signal that is triggered in response to detecting assertion of the reset signal.
    Type: Grant
    Filed: June 8, 2016
    Date of Patent: September 19, 2017
    Assignee: Altera Corporation
    Inventors: Nelson Joseph Gaspard, Wen Wu, Yanzhong Xu
  • Patent number: 9755618
    Abstract: In one example, the apparatus includes a first AND gate, a second AND gate, a first NOR gate, a second NOR gate, a third NOR gate, a first inverter, and a second inverter. The first AND gate output is coupled to the first NOR gate first input. The first NOR gate output is coupled to the second NOR gate first input. The second NOR gate output is coupled to the first NOR gate second input. The first inverter output is coupled to the first AND gate second input and the second NOR gate second input. The second AND gate first input is coupled to the first inverter output. The third NOR gate first input is coupled to the second NOR gate output. The third NOR gate second input is coupled to the second AND gate output. The second inverter output is coupled to the second AND gate second input.
    Type: Grant
    Filed: March 4, 2016
    Date of Patent: September 5, 2017
    Assignee: QUALCOMM Incorporated
    Inventors: Seid Hadi Rasouli, Xiangdong Chen, Venugopal Boynapalli
  • Patent number: 9742383
    Abstract: According to one embodiment, a semiconductor integrated circuit comprises: a first flip-flop including a first input circuit, a first latch, a second latch, and a first output circuit; a second flip-flop including a second input circuit, a third latch, a fourth latch, and a second output circuit; and a clock buffer configured to output a common clock signal to the first flip-flop and the second flip-flop. A first output terminal of the second latch is coupled to an input terminal of the first output circuit, and a second output terminal of the second latch is directly coupled to an input terminal of the second input circuit.
    Type: Grant
    Filed: February 29, 2016
    Date of Patent: August 22, 2017
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Muneaki Maeno
  • Patent number: 9711097
    Abstract: An input buffer chooses, in accordance with first control clocks, to output an input data signal or output a high-impedance signal. A master flip-flop chooses, in accordance with second control clocks, to output a data signal received from the input buffer or retain a currently output data signal. A master-slave switch chooses, in accordance with the second control clocks, to output a high-impedance signal or output a data signal received from the master flip-flop. A slave flip-flop chooses, in accordance with the second control clocks, to retain a currently output data signal or output a data signal received from the master-slave switch. A clock buffer inputs the second control clocks, and generates and outputs the first control clocks.
    Type: Grant
    Filed: February 9, 2015
    Date of Patent: July 18, 2017
    Assignee: RENESAS ELECTRONICS CORPORATION
    Inventors: Masanao Yokoyama, Noboru Okuzono
  • Patent number: 9698762
    Abstract: A flip-flop structure comprising a master latch and a slave latch. An output of an input stage of the master latch is coupled to the output of the master latch. The input stage is arranged to drive a logical state at the output of the master latch corresponding to a logical state of the received data input signal during a first phase of a clock signal. A feedback component is arranged to sample a logical state at the output of the master latch and to drive a logical state at the output of the master latch based on the sampled logical state at the output of the master latch such that the sampled logical state is maintained, during a second phase of the clock signal.
    Type: Grant
    Filed: October 9, 2015
    Date of Patent: July 4, 2017
    Assignee: NXP USA, INC.
    Inventors: Vasily Vladimirovich Korolev, Alexander Ivanovich Kornilov, Victor Mikhailovich Mikhailov
  • Patent number: 9680450
    Abstract: In one form, a flip-flop comprises a master latch, a slave latch, and a multiplexer. The master latch has an input for receiving a data input signal, and an output, and operates in transparent and latching modes during respective first and second phases of a clock signal. The slave latch has an input coupled to the output of the master latch, and an output, and operates in the transparent and latching modes during the second and first phases of the clock signal, respectively. The multiplexer has a first input coupled to the output of the slave latch, a second input coupled to the output of the master latch, and an output for providing a data output signal, and provides the first input to the output during the first phase of the clock signal, and the second input to the output during the second phase of the clock signal.
    Type: Grant
    Filed: February 19, 2015
    Date of Patent: June 13, 2017
    Assignee: Advanced Micro Devices, Inc.
    Inventor: Daniel W. Bailey
  • Patent number: 9673787
    Abstract: Data retention circuitry, such as at least one integrated circuit (IC), is disclosed herein for power multiplexing with flip-flops having a retention feature. In an example aspect, an IC includes a first power rail and a second power rail. The IC further includes a flip-flop and power multiplexing circuitry. The flip flop includes a master portion and a slave portion. The master portion is coupled to the first power rail for a regular operational mode and for a retention operational mode. The power multiplexing circuitry is configured to couple the slave portion to the first power rail for the regular operational mode and to the second power rail for the retention operational mode.
    Type: Grant
    Filed: September 22, 2015
    Date of Patent: June 6, 2017
    Assignee: QUALCOMM Incorporated
    Inventors: Lipeng Cao, Jeffrey Gemar, Ramaprasath Vilangudipitchai
  • Patent number: 9667240
    Abstract: Circuits, systems, and methods for starting up analog devices are provided. One circuit includes an output node at an output voltage (VOUT), a comparator configured to be coupled to a reference voltage (VREF), a feedback loop coupling the output node to the comparator, and a turbo circuit coupled between the output and the output node. The turbo circuit is configured to increase VOUT, the comparator is configured to compare VOUT and VREF, and the turbo circuit is enabled and disabled based on the comparison of VOUT and VREF. One system includes an analog device coupled to the above circuit. A method includes enabling the startup portion to start up the driver portion when VOUT is outside a predetermined voltage of VREF, disabling the startup portion when VOUT is within the predetermined voltage, and enabling the driver portion to drive the analog device subsequent to disabling the startup portion.
    Type: Grant
    Filed: March 28, 2012
    Date of Patent: May 30, 2017
    Assignee: Cypress Semiconductor Corporation
    Inventor: Gary Moscaluk
  • Patent number: 9647644
    Abstract: An integrated circuit includes a plurality of positive edge-triggered master-slave flip-flop circuits sharing a clock signal. At least one of the positive edge-triggered master-slave flip-flop circuits includes; an input stage that provides a first output signal generated from an input signal in response to the clock signal and an inverted clock signal, a first inverting circuit that generates the inverted clock signal by delaying the clock signal, a transmission gate that receives a second output signal and generates a final output signal, and a second inverting circuit that receives the first output signal and generates the second output signal from the first output signal. The clock signal is applied to an NMOS transistor of the transmission gate and a PMOS transistor of the input stage, and the inverted clock signal is applied to a PMOS transistor of the transmission gate and an NMOS transistor of the input stage.
    Type: Grant
    Filed: February 4, 2015
    Date of Patent: May 9, 2017
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Min Su Kim, Jong Woo Kim, Ji Kyum Kim
  • Patent number: 9625938
    Abstract: A technique implements differential digital logic circuits with a differential clock distribution network using standard cell differential clock gater circuits to reduce area, delay, power consumption in integrated circuits. An apparatus includes a first terminal configured to receive a clock signal, a second terminal configured to receive a complementary clock signal, and a third terminal configured to receive a clock control signal. The apparatus includes a latch circuit configured to generate a latched version of the clock control signal based on a version of the clock control signal, a version of the clock signal, and a version of the complementary clock signal. The apparatus includes a combinatorial circuit configured to generate a gated clock signal and a gated complementary clock signal based on the version of the clock control signal, the version of the clock signal, and the version of the complementary clock signal.
    Type: Grant
    Filed: March 25, 2015
    Date of Patent: April 18, 2017
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Hariprasad Thodukattil Thazhatheppattu, Prasant Vallur, Animesh Sharma
  • Patent number: 9620200
    Abstract: Various implementations described herein may be directed to retention voltages for integrated circuits. In one implementation, an integrated circuit may include functional circuitry to store data bits, and may also include retention mode circuitry coupled to the functional circuitry to provide retention voltages to the functional circuitry, where the retention mode circuitry may include a first circuitry to provide a first retention voltage to the functional circuitry. The first circuitry may include a first diode device, and may include a first transistor device, a second diode device, or combinations thereof. The retention mode circuitry may also include a second circuitry to provide a second retention voltage to the functional circuitry, where the second circuitry includes second transistor devices. Further, the functional circuitry may be held in a data retention mode when the first retention voltage or the second retention voltage is provided to the functional circuitry.
    Type: Grant
    Filed: March 26, 2016
    Date of Patent: April 11, 2017
    Assignee: ARM Limited
    Inventors: Sanjay Mangal, Gus Yeung, Martin Jay Kinkade, Rahul Mathur, Bal S. Sandhu, George McNeil Lattimore
  • Patent number: 9612281
    Abstract: A flip-flop is provided that includes a master latch clocked according to a first delay during a normal mode of operation and clocked by a smaller second delay during a scan mode of operation.
    Type: Grant
    Filed: November 20, 2014
    Date of Patent: April 4, 2017
    Assignee: QUALCOMM Incorporated
    Inventors: Yi Lou, Ardavan Moassessi, Paul Ivan Penzes, David Anthony Kidd
  • Patent number: 9601177
    Abstract: A data retention control circuit includes a data retention part having first and second logic circuits, a ferroelectric storage part having first and second ferroelectric device parts, first and second transmission control parts, and a test voltage supply control part. The first transmission control part has first and second transmission control circuits controlling first and second logic signals to the first and second ferroelectric device parts, respectively. The second transmission control part has third and fourth transmission control circuits controlling transmission of first and second storage data from the first and second ferroelectric device part to the second and first logic circuits, respectively. The test voltage supply control part has first and second test voltage supply control circuits controlling supplies of first and second test voltages to the second and first logic circuit, respectively.
    Type: Grant
    Filed: September 8, 2015
    Date of Patent: March 21, 2017
    Assignee: Rohm Co., Ltd.
    Inventor: Hiromitsu Kimura
  • Patent number: 9553585
    Abstract: A level shifter circuit includes a level shifting unit configured to receive signals that may vary in a first range via a positive input terminal and a negative input terminal, respectively and to output signals that may vary in a second range to a positive output terminal and a negative output terminal, respectively, where the second range is larger than the first range, a first pre-charging unit configured to pre-charge the positive output terminal to a predetermined level when a clock is in a first level, and a second pre-charging unit configured to pre-charge the negative output terminal to the predetermined level when the clock is in the first level.
    Type: Grant
    Filed: January 20, 2016
    Date of Patent: January 24, 2017
    Assignee: SK Hynix Inc.
    Inventor: Taek-Sang Song
  • Patent number: 9552091
    Abstract: There is provided a display driving circuit, including: a touch signal terminal, a first clock terminal, a second clock terminal, a power supply terminal, a drive signal enabling terminal, a drive electrode signal terminal, a common electrode signal terminal, and a plurality of sub-circuits connected in cascades, each of the sub-circuits including: a logic unit, a driving unit and a transmission unit, wherein the logic unit is connected to the touch signal terminal, the first clock terminal, the second clock terminal, the power supply terminal, the drive signal enabling terminal, and the driving unit, the driving unit is connected to the transmission unit, and the transmission unit is connected to the drive electrode signal terminal and the common electrode signal terminal. The present application realizes co-electrode time-division multiplexing of the in-cell capacitive touch screen in the narrow-fame display apparatus.
    Type: Grant
    Filed: September 26, 2014
    Date of Patent: January 24, 2017
    Assignees: BOE TECHNOLOGY GROUP CO., LTD., ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
    Inventors: Jun Fan, Cheng Li, Jian Sun