Plural Clock Outputs With Multiple Inputs Patents (Class 327/296)
-
Patent number: 7135907Abstract: A differential sinusoidal signal pair is generated on an integrated circuit (IC). The differential sinusoidal signal pair is distributed to clock receiver circuits, which may be differential amplifiers. The clock receiver circuits receive the differential sinusoidal signal pair and convert the differential sinusoidal pair to local clock signals. Power consumption and noise generation are reduced as compared to conventional clock signal distribution arrangements.Type: GrantFiled: October 21, 2005Date of Patent: November 14, 2006Assignee: International Business Machines CorporationInventors: Anthony Richard Bonaccio, John Maxwell Cohn, Alvar Antonio Dean, Amir H. Farrahi, David J. Hathaway, Sebastian Theodore Ventrone
-
Patent number: 7126406Abstract: A clock distribution network having: a backbone clock signal line configured to provide a differential clock signal; multiple branches coupled to the backbone clock signal line for distributing the differential clock signal to multiple programmable function elements; a first leaf node coupled to a first branch, where the first leaf node is configured to provide the differential clock signal to a first programmable function element; and a second leaf node coupled to a second branch, where the second leaf node is configured to provide a single ended clock signal derived from the differential clock signal to a second programmable function element.Type: GrantFiled: April 30, 2004Date of Patent: October 24, 2006Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Patent number: 7071756Abstract: A clock control circuit in an integrated circuit for providing a differential clock signal to a differential clock tree. The clock control circuit includes: first differential multiplexers configured to select first outputs from the input clock signals; second differential multiplexers coupled to the first differential multiplexers and configured to select second outputs from the first outputs; loop back signal lines configured to feed back the second outputs to at least part of the input clock signals of the first differential multiplexers; and differential signal lines of the differential clock tree coupled to the second outputs.Type: GrantFiled: April 30, 2004Date of Patent: July 4, 2006Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young
-
Patent number: 7071757Abstract: A differential sinusoidal signal pair is generated on an integrated circuit (IC). The differential sinusoidal signal pair is distributed to clock receiver circuits, which may be differential amplifiers. The clock receiver circuits receive the differential sinusoidal signal pair and convert the differential sinusoidal pair to local clock signals. Power consumption and noise generation are reduced as compared to conventional clock signal distribution arrangements.Type: GrantFiled: September 6, 2001Date of Patent: July 4, 2006Assignee: International Business Machines CorporationInventors: Anthony Richard Bonaccio, John Maxwell Cohn, Alvar Antonio Dean, Amir H. Farrahi, David J. Hathaway, Sebastian Theodore Ventrone
-
Patent number: 7057437Abstract: A method of reducing electromagnetic interference in a clock generating circuit includes providing a first clock signal pair consisting of a first positive clock and a first negative clock, the first positive clock being substantially 180 degrees out of phase with the first negative clock. The method also includes providing a second clock signal pair consisting of a second positive clock and a second negative clock, the second positive clock being substantially 180 degrees out of phase with the second negative clock. The first positive clock is 180 degrees out of phase with the second positive clock and the first negative clock is 180 degrees out of phase with the second negative clock.Type: GrantFiled: November 3, 2004Date of Patent: June 6, 2006Assignee: AU Optronics Corp.Inventor: Chih-Hsiang Yang
-
Patent number: 7057438Abstract: An output circuit is provided for outputting, based on a first drive signal, an output signal with an amplitude smaller than a source voltage, comprising: a first type MOS transistor whose gate is impressed with a first drive signal and whose drain outputs a signal; a second type MOS transistor whose gate is impressed with a second drive signal and whose drain outputs a signal; and feedback circuits generating the second drive signal by feeding an output signal obtained by synthesizing the signal outputted by the first type MOS transistor and the signal outputted by the second type MOS transistor back to the gate of the second type MOS transistor.Type: GrantFiled: June 2, 2004Date of Patent: June 6, 2006Assignee: Seiko Epson CorporationInventor: Shinichiro Kobayashi
-
Patent number: 7042781Abstract: A semiconductor memory device for reducing a data recovery time includes a cell block having a plurality of unit cells, each for storing a data; a command control block for receiving an activation control signal and a precharge command signal to thereby generate first and second control signals; an overdriving control block for generating a control pulse in response to the first control signal; a power supplier for selectively supplying one of a core voltage and a high voltage in response to the control pulse; and a sense amplifying block, which is enabled by the second control signal, for sensing and amplifying the data stored in the cell block by using one of the core voltage and the high voltage outputted from the power supplier, wherein an activation period of the second control signal is longer than that of the first control signal.Type: GrantFiled: October 29, 2004Date of Patent: May 9, 2006Assignee: Hynix Semiconductor Inc.Inventor: Sam-Soo Kim
-
Patent number: 7034599Abstract: Systems and methods are disclosed to provide clock generation. In accordance with one embodiment, a clock generator chip is provided that is configurable and in-system programmable and includes a flexible skew control architecture. The clock generator chip may also provide programmable input circuits, programmable output circuits, and permit a JTAG boundary scan.Type: GrantFiled: January 27, 2005Date of Patent: April 25, 2006Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Hans W. Klein, Geoffrey R. Rickard, Harald J. Weller
-
Patent number: 7019577Abstract: Systems and methods are disclosed to provide clock generation. In accordance with one embodiment, a clock generator chip is provided that is configurable and in-system programmable. The clock generator chip may provide programmable input circuits, programmable output circuits, and permit a JTAG boundary scan.Type: GrantFiled: July 29, 2003Date of Patent: March 28, 2006Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Hans W. Klein
-
Patent number: 7015739Abstract: Digital duty cycle correction circuits are provided including a duty cycle detector circuit configured to generate first and second control values associated with a first internal clock signal and a second internal clock signal, respectively. A comparator circuit is also provided and is configured to compare the first control value to the second control value and provide a comparison result. A counter circuit is configured to perform an addition and/or a subtraction operation responsive to the comparison result to provide a digital code. A digital to analog converter is configured to generate third and fourth control values responsive to the digital code. Finally, a duty cycle corrector circuit is configured to receive first and second external clock signals and the first through fourth control values and generate the first and second internal clock signals having a corrected duty cycle.Type: GrantFiled: March 4, 2004Date of Patent: March 21, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Woo-Jin Lee, Kyu-Hyoun Kim
-
Patent number: 7009440Abstract: The objective of this invention is to provide a pulse signal generator with a simple constitution that can reduce the number of signals required for setting the pulse width, as well as a display device using said pulse signal generator. Pulse assignment signal DP0 input to the initial stage of pulse signal generating units PG(i,0)–PG(i,39) connected in cascade is sequentially transferred towards the last stage of the cascade connection. After transfer of the pulse assignment signal to the pulse signal generating unit in each stage, the count value of said pulse signal generating unit is initialized. Then, the pulses of pulse strings PS0–PS39 in the various pulse signal generating units are counted. The count value of the pulse string is compared to the pulse assignment signal in the comparison unit of each pulse signal generating unit, and, in accordance with the comparison result, the level of the drive pulse signal of the LED is inverted.Type: GrantFiled: June 7, 2004Date of Patent: March 7, 2006Assignee: Texas Instruments IncorporatedInventors: Masashi Nogawa, Tetsuo Tateishi, Hiroko Nakamura
-
Patent number: 6970030Abstract: A PLL function may be implemented as a dual-loop structure having a first PLL circuit which generates an intermediate signal from the reference signal, and a second PLL circuit which generates an output signal from the intermediate signal. The intermediate signal frequency is preferably chosen at a value in which potential interference signals do not have much energy. The first loop preferably has low bandwidth to provide good input jitter attenuation, while second loop preferably has higher bandwidth to reduce phase noise of the output signal. The circuit preferably provides for a choice of several different intermediate frequencies to allow use where different intermediate frequencies may exist in each system. Moreover, in a system having two such dual-loop PLL circuits, each can be configured with a different intermediate frequency, so that interference from one to the other is reduced.Type: GrantFiled: October 1, 2003Date of Patent: November 29, 2005Assignee: Silicon Laboratories, Inc.Inventors: Yunteng Huang, Ligang Zhang, Axel Thomsen
-
Patent number: 6946870Abstract: Output switch noise resulting from simultaneous switching is reduced by time multiplexing the output switching operation. A plurality of phase-shifted clock signals are generated such that each of the phase-shifted clock signals exhibits an active (e.g., rising) edge during a single period of the reference clock signal. Different groups of input/output blocks are switched in response to the various phase-shifted clock signals, such that output switching occurs at various times during the period of the reference clock signal. The phase-shifted clock signals can be generated with predetermined phase differences or with dynamically determined phase differences.Type: GrantFiled: October 21, 2003Date of Patent: September 20, 2005Assignee: Xilinx, Inc.Inventor: Austin H. Lesea
-
Patent number: 6940331Abstract: A circuit and method of generating delayed tap signals can adjust a delay difference by interpolating two input clock signals as indicated by an offset information signal. In the circuit, first and second tap signals are generated by interpolating first and second clock signals in response to the offset information. A delay difference between output tap signals is adjusted by an amount indicated by the offset information. Thus, tap signals having a fine delay difference can be obtained by adjusting the offset information.Type: GrantFiled: November 3, 2003Date of Patent: September 6, 2005Assignee: Samsung Electronics Co., Ltd.Inventor: Chan-Kyung Kim
-
Patent number: 6937078Abstract: A circuit configuration regenerates clock signals. The circuit configuration includes an input differential amplifier, first and second inverters, and an offset compensation circuit. The input differential amplifier generates first and second amplified signals in response to first and second differential input clock signals. The first and second inverters generate a first and a second differential output clock signal. The offset compensation circuit controls the difference between the two output clock signals to zero or to a constant value. As an alternative to or in supplementation of the offset compensation circuit, it is possible to provide a control circuit for driving the two inverters, which shifts the input pulse shapes of the inverters to the optimum switching point of the inverters. The circuit configuration enables a regeneration of clock signals with simultaneous equalization of pulse distortions.Type: GrantFiled: July 18, 2003Date of Patent: August 30, 2005Assignee: Infineon Technologies AGInventor: Karl Schrödinger
-
Patent number: 6885227Abstract: Systems and methods are disclosed to provide clock generation. In accordance with one embodiment, a clock generator chip is provided that is configurable and in-system programmable and includes a flexible skew control architecture. The clock generator chip may also provide programmable input circuits, programmable output circuits, and permit a JTAG boundary scan.Type: GrantFiled: July 29, 2003Date of Patent: April 26, 2005Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Hans W. Klein, Geoffrey R. Rickard, Harald J. Weller
-
Patent number: 6859079Abstract: An operation control signal for an oscillator producing an internal clock signal phase-locked with a basic clock signal is applied to a second internal clock generating circuit. In the second internal clock generating circuit, with reference to the applied operation control signal, a control signal adjusting a phase and/or frequency difference between a synchronization target signal and a second internal clock signal is produced to adjust a phase and/or frequency of the second internal clock signal. A plurality of internal clock signals different in phase and/or frequency can be generated accurately and stably.Type: GrantFiled: May 22, 2003Date of Patent: February 22, 2005Assignee: Renesas Technology Corp.Inventors: Yoshiyuki Haraguchi, Kiyoshi Adachi, Takashi Utsumi, Danichi Komatsu, Hiroyuki Kosaka
-
Patent number: 6844765Abstract: A multi-phase clock generation circuit includes a clock generation circuit, first frequency divider circuit, first clock selection circuit, second to nth frequency divider circuits, second to nth clock selection circuits, and clock selection control section. The clock generation circuit generates 2n (n is a positive integer) reference clock signals having the same frequency and different phases. The frequency divider circuit frequency-divides one of the reference clock signals by 2 to generate clock signals 180° out of phase with each other. The first clock selection circuit selects one of each of the clock signals and a corresponding reference clock signal and outputs the selected signals as clock pulses. Each of the second to nth frequency divider circuits frequency-divides a clock pulse to generate clock signals 180° out of phase with each other.Type: GrantFiled: July 14, 2003Date of Patent: January 18, 2005Assignee: NEC CorporationInventor: Tsutomu Sasaki
-
Patent number: 6784711Abstract: A sequential pulse train generator. Each stage of the sequential pulse train generator includes a dynamic shift register circuit, level shifter, and buffer composed of inverters. The dynamic shift register circuits, allow the pulse generator to operate with a low-voltage clock signal so that power consumption in transmission of the clock signal is reduced.Type: GrantFiled: June 19, 2003Date of Patent: August 31, 2004Assignee: Au Optronics Corp.Inventor: Jian-Shen Yu
-
Patent number: 6778033Abstract: An apparatus is provided that includes a clock distribution network, a plurality of distributed oscillators provided about the clock distribution network so as to provide clock signals on the clock distribution network and a power control circuit to control power applied to the plurality of distributed oscillators. The power control circuit includes a bandgap device to produce a reference voltage based on a desired power level and a comparing/decision device to receive the reference voltage from the bandgap device and to receive the voltage signal from a source external to the apparatus. The comparing/decision device determines whether the signal received from the power source corresponds to the desired power level.Type: GrantFiled: May 2, 2002Date of Patent: August 17, 2004Assignee: Intel CorporationInventors: Keng L. Wong, Hong-Piao Ma, Greg F. Taylor
-
Patent number: 6747490Abstract: According to some embodiments, a circuit provides a first set of one or more flip-flops to receive a low-swing differential clock, and a second set of one or more flip-flops to receive the low-swing differential clock. One of the one or more flip-flops of the first set is to generate a first CMOS-level sampling pulse for each cycle of the low-swing differential clock, and wherein one of the one or more flip-flops of the second set is to generate a second CMOS-level sampling pulse for each cycle of the low-swing differential clock.Type: GrantFiled: December 23, 2002Date of Patent: June 8, 2004Assignee: Intel CorporationInventors: James E. Jaussi, Bryan K. Casper, Joseph T. Kennedy, Stephen R. Mooney
-
Patent number: 6707332Abstract: A clock generating circuit and method thereof is provided. The frequency ratio between the output clock and the system clock is calculated as that the first preset value divides by the second preset value. A data value is stored into a register. The sum of the data value and the first preset value is calculated as a first result by the first adder. The sum of the first result and the second preset value is calculated as a second result by the second adder. A multiplexer (MUX) is used to select the data value that should be stored into the register at next system clock from the first result and the second result according to the level of the output clock. The first result is compared with a reference value by the first comparator to generate the output clock, so that the frequency of the output clock can be changed arbitrarily and it is not required to redesign the circuit.Type: GrantFiled: February 26, 2003Date of Patent: March 16, 2004Assignee: Prolific Technology Inc.Inventor: Yun-Kuo Lee
-
Publication number: 20040036519Abstract: A self-aligned vertical transistor DRAM structure comprising a self-aligned trench structure and a self-aligned common-drain structure are disclosed by the present invention, in which the self-aligned trench structure comprises a deep-trench capacitor region having a vertical transistor and a second-type shallow-trench-isolation region being defined by a spacer technique and the self-aligned common-drain structure comprises a common-drain region being defined by another spacer technique. The self-aligned vertical transistor DRAM structure is used to implement two contactless DRAM arrays. A first-type contactless DRAM array comprises a plurality of metal bit-lines integrated with planarized common-drain conductive islands and a plurality of highly conductive word-lines. A second-type contactless DRAM array comprises a plurality of metal word-lines integrated with planarized common-gate conductive islands and a plurality of common-drain conductive bit-lines.Type: ApplicationFiled: August 20, 2002Publication date: February 26, 2004Applicant: INTELLIGENT SOURCES DEVELOPMENT CORP.Inventor: Ching-Yuan Wu
-
Patent number: 6690224Abstract: An apparatus including a clock generating circuit and a programmable logic circuit. The clock generating circuit may be configured to generate one or more output signals in response to a reference signal and one or more control signals, wherein the output signals each have a frequency and a phase that are dynamically variable. The programmable logic circuit may be configured to generate one or more of the control signals and receive the one or more output signals.Type: GrantFiled: June 27, 2001Date of Patent: February 10, 2004Assignee: Cypress Semiconductor Corp.Inventor: Michael T. Moore
-
Patent number: 6639442Abstract: An integrated circuit having at least two clock systems in which the appropriate clock signal, starting from a clock input, can be forwarded through clock trees to individual switching elements or switching blocks. In this arrangement, each clock tree has an associated controlled switch which, for selected operating states, can be used to apply a single common clock signal to the clock trees, where at least a first clock tree has a PLL unit connected upstream of it, and an output of this clock tree is connected to an input of the PLL unit in order to form a phase locked loop, and the switches are actuated in selected operating states such that the common clock signal is supplied to a last clock tree, and an output of this clock tree is connected to the other input of the PLL unit for the at least first clock tree.Type: GrantFiled: March 22, 2002Date of Patent: October 28, 2003Assignee: Siemens AktiengesellschaftInventors: Majid Ghameshlu, Karlheinz Krause
-
Patent number: 6636096Abstract: An integrated circuit has a clock input for receiving a primary clock signal, clock reconfiguring device fed by the clock input for generating one or more secondary reconfigured clock signals, and utility circuitry fed by the clock reconfiguring device for constituting application utility functions under synchronization by the secondary clock signals. In particular, the clock input a clock upscaling device for from the primary clock signal generating an intermediate clock signal with an upscaled frequency for thereby feeding the clock reconfiguring device. Furthermore, the clock reconfiguring device a has late-programmable and low power memory driven by the intermediate clock signal for generating the secondary reconfigured clock signals. These are wave-shape patterns read-out from a plurality of separately and sequentially drivable memory locations.Type: GrantFiled: October 3, 2001Date of Patent: October 21, 2003Inventors: Bernhard Schaffer, Daniel Thommen, Joannes Christianus Drenth
-
Patent number: 6566929Abstract: A sense amplifier drive circuit has a sense amplifier amplifying data carried on a bit line and a bit line bar, a sense amplifier drive unit selectively applying an overdrive voltage or an internal power supply voltage to the sense amplifier, and a control signal generator combining a sense amplifier enable bar signal and a refresh enable signal, and generating control signals to control the sense amplifier drive unit. With the construction, an overdrive voltage is not supplied to the bit line and bit line bar during a refresh operation, and current consumption inevitably occurring during the refresh operation is much reduced.Type: GrantFiled: February 28, 2002Date of Patent: May 20, 2003Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Young Tack Pyo
-
Patent number: 6538489Abstract: One clock is selected from a plurality of clocks by a selector through programming. Clock lines are connected to the outputs of clock buffers connected to the selector. Programmable connector elements are connected onto these lines, and flip-flops and regulation loads are connected thereto. The programmable connector elements are selected through programming. This construction can realize a clock distributing circuit in a programmable logic device, which can suppress an increase in skew and can reduce a clock line wiring area.Type: GrantFiled: March 29, 2001Date of Patent: March 25, 2003Assignee: NEC CorporationInventor: Hirotaka Nakano
-
Publication number: 20030034821Abstract: There is provided an integrated circuit having active components including junctions formed in a monocrystalline substrate doped locally, and at least one passive component situated above the active components. The integrated circuit includes a first insulating layer separating the active components and abase of the passive component, and a metal terminal for electrically connecting the passive component with at least one of the active components. The metal terminal is formed in the thickness of the first insulating layer and has a contact surface that projects from the limits of a junction of the one active component. In a preferred embodiment, the passive component is a capacitor. Also provided is a method of fabricating an integrated circuit that includes MOS transistors and an onboard memory plane of DRAM cells in a matrix.Type: ApplicationFiled: September 18, 2001Publication date: February 20, 2003Applicant: STMicroelectronics S.A.Inventors: Catherine Mallardeau, Pascale Mazoyer, Marc Piazza
-
Patent number: 6472922Abstract: The present invention comprises a system and method for flexibly distributing timing signals. Timing signals may require varying delays when connected, via circuit paths of varying propagation delays, to multiple circuit elements in order to preserve circuit synchronization. In one embodiment of the present invention, multiple clock signal generators are programmed to produce clock signals of differing time delays. This programming may be accomplished after the design and fabrication of the circuits utilizing the clock signals. These clock signals are then distributed, via circuit paths of varying propagation delays, to the multiple circuit elements.Type: GrantFiled: January 14, 1999Date of Patent: October 29, 2002Assignees: Sony Corporation, Sony Electronics Inc.Inventors: Edward John Paluch, Jr., Kuei-Cheng Lin
-
Patent number: 6466075Abstract: A clock signal generator which is particularly useful for a double data rate SDRAM (DDR-SDRAM) includes two or more clock signal input buffers and an enable signal input buffer. The clock signal generator generates internal clock signals that fluctuate at substantially different timings, yet the relationship between the internal clock signals with respect to validation and invalidation timing is constant. A latch circuit latches an enable signal from the enable signal buffer in accordance with a first internal clock signal from a first one of the clock signal buffers. A first enable signal connected to the latch circuit holds the latched enable signal in accordance with the first internal clock signal. A second enable circuit receives the first enable signal and the first internal clock signal and generates a second enable signal used to activate the clock signal buffers.Type: GrantFiled: April 5, 2001Date of Patent: October 15, 2002Assignee: Fujitsu LimitedInventors: Hiroko Douchi, Hiroyoshi Tomita
-
Patent number: 6437650Abstract: A programmable logic device is provided with phase-locked loop (“PLL”) or delay-locked loop (“DLL”) circuitry in which the feedback loop circuitry substantially parallels and duplicates a portion of the clock signal distribution network on the device that receives the main PLL/DLL output signal. In this way the distributed feedback loop circuit more readily provides a substantially exact match for the distributed delay experienced by the signal propagating through the clock signal distribution network that the PLL/DLL circuitry serves.Type: GrantFiled: May 15, 2001Date of Patent: August 20, 2002Assignee: Altera CorporationInventors: Chiakang Sung, Joseph Huang, Bonnie I. Wang, Robert R. N. Bielby
-
Patent number: 6384660Abstract: The clock control circuit of the present invention for controlling a clock supplied to a plurality of flip flops incorporated in a logic circuit, comprises a plurality of clock suppliers, coupled to the respective flip flops. Each of the clock suppliers performs the logical operation with a normal clock and a test clock to allow one of the normal clock and the test clock to pass, using the other clock as a control signal, and supplies the passing clock to the flip flops.Type: GrantFiled: October 12, 2000Date of Patent: May 7, 2002Assignee: NEC CorporationInventor: Hitoshi Hikima
-
Patent number: 6377104Abstract: A static clock pulse generator comprises a plurality of stages 1,2, each of which comprises a D-type flip-flop 3 and a gating circuit 4. The flip-flop 3 supplies output signals Q of the stage which are also used as gating signals for the gating circuit 4 of the following stage. The gating circuit 4 supplies a signal to the data input D of the flip-flop 3 when its gating input G is active and a clock pulse is present on the clock input CK or !CK. An asynchronous reset signal R is supplied to the flip-flop 3 from the following stage.Type: GrantFiled: March 28, 2001Date of Patent: April 23, 2002Assignee: Sharp Kabushiki KaishaInventors: Graham Andrew Cairns, Michael James Brownlow
-
Patent number: 6373311Abstract: An oscillator circuit produces first and second oscillating logic signals that are of a same frequency and are non-overlapping in a first logic state. This oscillator includes a flip-flop circuit to produce third and fourth oscillating logic signals of opposite polarities, this flip-flop circuit being driven by first and second driving logic signals. First and second logic gates receive the third and fourth logic signals and produce the first and second logic signals, the logic state transitions in the first and second logic signals being produced as a function of the logic state transitions of the third and fourth logic signals. The first and second logic gates are organized so as to introduce a delay into the transitions from a second logic state to the first logic state, in the first and second logic signals, with respect to transitions in the third and fourth logic signals.Type: GrantFiled: May 25, 2000Date of Patent: April 16, 2002Assignee: SGS-Thomson Microelectronics S.A.Inventors: Olivier Pizzuto, François Pierre Tailliet
-
Publication number: 20020017939Abstract: A DLL circuit or the like is configured so as to be capable of measuring the optimum number of cycles for a delay amount from the input of an external clock to the output of data through the use of a variable delay circuit and performing lock according to the measured number of cycles, whereby a clock generation circuit having a wide lock range can be implemented regardless of the performance of the variable delay circuit and a clock access time.Type: ApplicationFiled: July 13, 2001Publication date: February 14, 2002Inventors: Yuichi Okuda, Hideo Chigasaki, Hiroki Miyashita
-
Patent number: 6344760Abstract: A sense amplifier drive circuit has a sense amplifier amplifying data carried on a bit line and a bit line bar, a sense amplifier drive unit selectively applying an overdrive voltage or an internal power supply voltage to the sense amplifier, and a control signal generator combining a sense amplifier enable bar signal and a refresh enable signal, and generating control signals to control the sense amplifier drive unit. With the construction, an overdrive voltage is not supplied to the bit line and bit line bar during a refresh operation, and current consumption inevitably occurring during the refresh operation is much reduced.Type: GrantFiled: June 30, 2000Date of Patent: February 5, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Young Tack Pyo
-
Publication number: 20020008561Abstract: The relative sense of parallel propagating signals is inverted so reduce maximum transit time and transit-time variance. An integrated circuit comprises adjacent parallel signal paths, each extending from a respective driver to a respective load. Each signal path includes sense-inverting buffers and sense-preserving buffers arranged so that each sense-inverting buffer on one signal line is immediately adjacent to a sense-preserving buffer of the neighboring signal path. Signals co-propagating along the two signal paths have their relative senses inverted at each inter-path pair of adjacent buffers. As a result the crosstalk-induced tendencies of same-direction transitions to accelerate transition and opposing-direction transitions to retard transitions compensate for each other. In this way, the arrangement of sense-inverting and sense-preserving buffers reduces the maximum propagation delay across the signal paths and reduces the variance in propagation delays.Type: ApplicationFiled: March 17, 1999Publication date: January 24, 2002Inventor: XI-WEI LIN
-
Patent number: 6340910Abstract: A control circuit for clock signals which enables phase errors of respective clock signals to be averaged out as the phase difference between clock signals is kept. Multi-phase clock signals are interacted to average out respective phase error components between respective phases. To this end, plural stages of the averaging circuits for averaging out errors of respective phases are provided and clock signals are passed through the averaging circuits to effect averaging progressively to average out the phase errors for the entire clock signals.Type: GrantFiled: June 26, 2000Date of Patent: January 22, 2002Assignee: NEC CorporationInventor: Takanori Saeki
-
Patent number: 6301322Abstract: A balanced dual-edge triggered bit shifting circuit includes a clock circuit to generate low skew, or edge-aligned, complementary clock signals, and a shift register that shifts a data bit in response to the complementary clock signals. The clock circuit is formed from two clock generators, each of which generates the edge-aligned complementary clock signals by alternatively coupling the input terminals of two buffer circuits to a voltage supply terminal and a ground terminal. Transfer gates coordinate the coupling of the input terminals of the buffer circuits so that the resulting output clock signals generated by each clock generator have clock transitions that are substantially simultaneous. The shift register is formed from at least one shift register stage that receives the edge-aligned complementary clock signals. The shift register stage includes two latching stages, each latching stage having an inverter with an output coupled to a latch circuit.Type: GrantFiled: April 23, 1999Date of Patent: October 9, 2001Assignee: Micron Technology, Inc.Inventor: Troy A. Manning
-
Patent number: 6275086Abstract: A clock signal generator which is particularly useful for a double data rate SDRAM (DDR-SDRAM) includes two or more clock signal input buffers and an enable signal input buffer. The clock signal generator generates internal clock signals that fluctuate at substantially different timings, yet the relationship between the internal clock signals with respect to validation and invalidation timing is constant. A latch circuit latches an enable signal from the enable signal buffer in accordance with a first internal clock signal from a first one of the clock signal buffers. A first enable signal connected to the latch circuit holds the latched enable signal in accordance with the first internal clock signal. A second enable circuit receives the first enable signal and the first internal clock signal and generates a second enable signal used to activate the clock signal buffers.Type: GrantFiled: August 27, 1999Date of Patent: August 14, 2001Assignee: Fujitsu LimitedInventors: Hiroko Douchi, Hiroyoshi Tomita
-
Patent number: 6271729Abstract: A programmable logic device is provided with phase-locked loop (“PLL”) or delay-locked loop (“DLL”) circuitry in which the feedback loop circuitry substantially parallels and duplicates a portion of the clock signal distribution network on the device that receives the main PLL/DLL output signal. In this way the distributed feedback loop circuit more readily provides a substantially exact match for the distributed delay experienced by the signal propagating through the clock signal distribution network that the PLL/DLL circuitry serves.Type: GrantFiled: December 13, 2000Date of Patent: August 7, 2001Assignee: Altera CorporationInventors: Chiakang Sung, Joseph Huang, Bonnie I. Wang, Robert R. N. Bielby
-
Patent number: 6259295Abstract: A method and apparatus is disclosed for generating, based upon user input, clock signals which are delayed by sub-delays which are of a size that is smaller than the smallest achievable delay of a conventional delay element. A user can selectively add one or more sub-delays by providing control inputs which define the desired number of sub-delays to be added.Type: GrantFiled: June 28, 1999Date of Patent: July 10, 2001Assignee: Agere Systems Guardian Corp.Inventors: John C. Kriz, Juergen Pianka
-
Patent number: 6249168Abstract: A clock signal generator comprises a clock input CK and N stages where N is greater than three. Each of the stages comprises a transmission gate M3, M4 which passes clock pulses from the clock Input CK in response to a control signal a from the preceding stage. A control signal generating circuit M5, M6, D7, M8 supplies a control signal e to the succeeding stage when the control signal a from the preceding stage and the clock pulse from the transmission gate M3, M4 have ended. The control signal generating circuit M5, M6, D7, M8 ends the control signal e when the succeeding stage produces its control signal F.Type: GrantFiled: October 26, 1999Date of Patent: June 19, 2001Assignee: Sharp Kabushiki KaishaInventors: Graham A. Cairns, Michael J. Brownlow
-
Patent number: 6239628Abstract: A semiconductor integrated circuit device is dislosed for self-monitoring presence/absence of a data flow and transmitting the data on the basis of the result of the monitoring. The semiconductor integrated circuit device comprises a plurality of data paths each further comprising at least two logic-circuit blocks. One of the data paths have data-arrival detector for detecting arrival of data and components on the other data paths operate synchronously with those on the data path having the data-arrival detector.Type: GrantFiled: February 8, 1999Date of Patent: May 29, 2001Assignee: Hitachi, Ltd.Inventors: Fumio Murabayashi, Tatsumi Yamauchi, Yutaka Kobayashi
-
Publication number: 20010000426Abstract: A programmable logic device is provided with phase-locked loop (“PLL”) or delay-locked loop (“DLL” ) circuitry in which the feedback loop circuitry substantially parallels and duplicates a portion of the clock signal distribution network on the device that receives the main PLL/DLL output signal. In this way the distributed feedback loop circuit more readily provides a substantially exact match for the distributed delay experienced by the signal propagating through the clock signal distribution network that the PLL/DLL circuitry serves.Type: ApplicationFiled: December 13, 2000Publication date: April 26, 2001Applicant: Altera CorporationInventors: Chiakang Sung, Joseph Huang, Bonnie I. Wang, Robert R.N. Bielby
-
Patent number: 6215346Abstract: A clock pulse generator comprises N stages 1, 2, where N is greater than 3. Each ith stage comprises a transmission gate M3, M4; M9, M10 which is controlled by a control signal from the (i−1)th stage for passing a clock pulse from the clock input CK to the output Nn, Pp of the stage. A control signal generating circuits M5, M6; M11, M12 supplies a control signal to the (i+1)th stage and is inhibited from supplying further control signals in response to a control signal from the (i+2)th stage, where 1<i<(N−1).Type: GrantFiled: October 26, 1999Date of Patent: April 10, 2001Assignee: Sharp Kabushiki KaishaInventors: Graham A. Cairns, Michael J. Brownlow
-
Patent number: 6177844Abstract: A programmable logic device is provided with phase-locked loop (“PLL”) or delay-locked loop (“DLL”) circuitry in which the feedback loop circuitry substantially parallels and duplicates a portion of the clock signal distribution network on the device that receives the main PLL/DLL output signal. In this way the distributed feedback loop circuit more readily provides aL substantially exact match for the distributed delay experienced by the signal propagating through the clock signal distribution network that the PLL/DLL circuitry serves.Type: GrantFiled: September 9, 1999Date of Patent: January 23, 2001Assignee: Altera CorporationInventors: Chiakang Sung, Joseph Huang, Bonnie I. Wang, Robert R. N. Bielby
-
Patent number: 6144242Abstract: Multiple controllable delays reduce EMI radiated during the transmission of multiple synchronized signals. Each controllable delay introduces a controlled delay into a corresponding signal being transmitted. The controlled delay is such that the combined strength of the multiple signals at peak frequencies is substantially reduced. This results in reduced EMI radiation at those peak frequencies.Type: GrantFiled: September 4, 1998Date of Patent: November 7, 2000Assignee: Silicon Image, Inc.Inventors: Deog-Kyoon Jeong, Gyudong Kim, David D. Lee
-
Patent number: 6137337Abstract: A sampling clock signal generation circuit of a liquid crystal display device, includes a synchronousness compensation section receiving the reference synchronous signal and a master clock signal as input signals, to generate a synchronousness compensation signal, and a sampling clock signal generation section being initialized by the synchronousness compensation signal and dividing the master clock signal, to generate sampling clock signals synchronized with the reference synchronous signal.Type: GrantFiled: June 30, 1998Date of Patent: October 24, 2000Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Yeo Jeong Beom