With Differential Amplifier Patents (Class 327/563)
-
Patent number: 8639193Abstract: A tri-state control mechanism can be implemented for a line driver of a transmitter unit to switch the output impedance of the transmitter unit between a low impedance state in the transmit mode and a high impedance state in the receive mode while minimizing turn-off glitch. It may be determined whether a communication device comprising the transmitter unit is configured in a transmit operating mode or a receive operating mode. If the communication device is configured in the receive operating mode, a first bias voltage can be generated to bias output transistors of the line driver circuit in a sub-threshold state. If the communication device is configured in the transmit operating mode, a second bias voltage can be generated to bias output transistors of the line driver circuit in a saturation state.Type: GrantFiled: December 29, 2011Date of Patent: January 28, 2014Assignee: QUALCOMM IncorporatedInventors: Sang-Min Lee, Michael Peter Mack
-
Publication number: 20140002182Abstract: Examples are disclosed for outphasing power combining by antenna. In some examples, a device such as a wireless device may route a first signal to a first branch of an outphasing power amplifier system and route a second signal to a second outphasing power amplifier system. The outputs of the first branch and the second branch may be directly coupled to an antenna. The antenna may be arranged to operate as a power combiner for signals outputted from the first and the second branches of the outphasing power amplifier system. A power combined signal may then be transmitted from the antenna. Other examples are described and claimed.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Applicant: INTEL CORPORATIONInventors: Hongtao Xu, Hemasundar M. Geddada, Chang-Tsung Fu
-
Patent number: 8542038Abstract: A source driver and a receiver thereof are disclosed. A two-stage amplifier of the receiver includes a first-stage circuit and a second-stage circuit. The second-stage circuit includes a first switch, a second switch, a third switch, a first node, and a second node. The first switch is coupled between the first node and a ground end; the second switch is coupled between the second node and the ground end; the third switch is coupled between the first node and the second node. When the receiver wants to wake up from a power-saving mode to a normal operation mode, the first switch and the second switch are switched to the off-state according to a control signal at first; after a period of delay time, the third switch is also switched to the off-state according to a delayed control signal.Type: GrantFiled: April 6, 2012Date of Patent: September 24, 2013Assignee: Raydium Semiconductor CorporationInventors: Ren-Feng Huang, Hui-Wen Miao, Ko-Yang Tso
-
Patent number: 8536937Abstract: A transistor has variation in a threshold voltage or mobility due to accumulation of factors such as variation in a gate insulating film which is caused by a difference of a manufacturing process or a substrate to be used and variation in a crystal state of a channel formation region. The present invention provides an electric circuit which is arranged such that both electrodes of a capacitance device can hold a voltage between the gate and the source of a specific transistor. Further, the present invention provides an electric circuit which has a function capable of setting a potential difference between both electrodes of a capacitance device so as to be a threshold voltage of a specific transistor.Type: GrantFiled: March 5, 2013Date of Patent: September 17, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hajime Kimura, Yasuko Watanabe
-
Patent number: 8531176Abstract: Circuitry includes a pre-amplifier having a differential output, where the differential output corresponds to a common mode voltage; a multiplexer including sets of transistors, each of which has a control input; a comparator including input terminals, a first terminal of the input terminals to receive a signal that is based on an output of the multiplexer, and a second terminal of the input terminals to receive a threshold voltage; a compensation circuit to produce a divided voltage that varies in accordance with variations in the common mode voltage; and an amplifier to receive a predefined voltage and to use the divided voltage to affect the predefined voltage to produce the threshold voltage for the comparator. Signals in the differential output of the pre-amplifier are applicable to corresponding control inputs in the sets of transistors.Type: GrantFiled: April 28, 2010Date of Patent: September 10, 2013Assignee: Teradyne, Inc.Inventor: Steven D. Roach
-
Patent number: 8487695Abstract: A differential amplifier comprising a first upper device and a first lower device series coupled between two power supplies and a second upper device and a second lower device series coupled between the two power supplies. A first DC voltage enables the first upper device and the second upper device and a second DC voltage regulates current flow in the first lower device and the second lower device. An AC signal component is coupled to the first upper device and the second lower device while the AC signal complement is coupled to the first lower device and the second upper device. A first output signal between the first upper device and the first lower device. Separate RC networks couple the AC signals to their respective device. A first and second output signal forms between the upper device and the lower device, respectively. All the devices are same channel type.Type: GrantFiled: September 23, 2011Date of Patent: July 16, 2013Assignee: Tensorcom, Inc.Inventor: Zaw Soe
-
Patent number: 8476972Abstract: A time amplifier circuit has first and second inverters and first and second pull-down paths. Each inverter includes a first NMOS transistor and a first PMOS transistor. A source of the first NMOS transistor is coupled to a ground node directly or through a first additional NMOS transistor having a gate coupled to a respective input node. The first and second inverters are coupled to first and second input nodes and to first and second output nodes, respectively. The first pull-down path is from the first output node to the ground node and is enabled in response to the first input signal and the second output signal being high. The second pull-down path is from the second output node to ground and is enabled in response to the second input signal and the first output signal being high.Type: GrantFiled: June 11, 2010Date of Patent: July 2, 2013Assignees: Taiwan Semiconductor Manufacturing Co., Ltd, National Taiwan UniversityInventors: You-Jen Wang, Shen-Iuan Liu, Feng Wei Kuo, Chewn-Pu Jou, Fu-Lung Hsueh
-
Patent number: 8476935Abstract: A method and circuit for attenuating positive feedback in a comparator in one embodiment includes an amplifier configured to compare a first input signal with a second input signal and to provide an output based upon the comparison, a non-linear function with a first input operably connected to an output of the amplifier, and a feedback loop operably connected to the output of the non-linear function and to a second input of the non-linear function, the feedback loop including a feedback limiting circuit configured to attenuate a feedback signal to the second input of the non-linear function.Type: GrantFiled: July 2, 2009Date of Patent: July 2, 2013Assignee: Robert Bosch GmbHInventors: Robert Wolf, Christoph Lang, Xinyu Xing, Sam Kavusi
-
Patent number: 8471624Abstract: The present invention relates to a method for controlling the supply voltage for an integrated circuit, which is connected to a voltage regulation module via a sense line, a voltage supply line and a bus wherein the supply voltage is provided by the voltage regulation module (10) via the voltage supply line. The supply voltage is composed of a reference voltage and a number of additional voltage levels. The reference voltage is defined by a voltage source and controlled by the integrated circuit via the bus, and the number of additional voltage levels is determined by the integrated circuit and send to the voltage regulation module via the sense line. Further the present invention relates to a corresponding apparatus with a voltage regulation module and an integrated circuit.Type: GrantFiled: February 28, 2011Date of Patent: June 25, 2013Assignee: International Business Machines CorporationInventors: Stefan Bonsels, Cedric Lichtenau, Antje Mueller, Thomas Pflueger, Friedrich Schroeder
-
Patent number: 8456232Abstract: An electronic circuit comprises an input stage and a driver stage. The input stage comprises first, second, third and fourth inputs, and is configured to generate a first intermediate signal which is the sum or the weighted sum of the first and third input signals, and a second intermediate signal which is the sum or the weighted sum of the second and fourth input signals. The driver stage comprises an output, is configured to generate an output signal present at the output, and is configured to directly compare the first and second intermediate signals such that the output signal indicates which of the two intermediate signals is larger.Type: GrantFiled: September 7, 2009Date of Patent: June 4, 2013Assignee: NXP B.V.Inventor: Willem H. Groeneweg
-
Publication number: 20130135040Abstract: Systems and methods which implement a transconductor replica feedback (TRF) block in a transconductor circuit are shown. In accordance with embodiments, the TRF block comprises a feedback transistor disposed as a replica of a corresponding transconductance transistor of the transconductor circuit. The TRF block provides enhanced looking-in degeneration impedance for the transconductor circuit, thereby allowing for higher linearity and lower power at the same time. TRF transconductors of embodiments can be implemented in, or otherwise applied to, various different circuits such as LNAs, filters, etc.Type: ApplicationFiled: November 30, 2011Publication date: May 30, 2013Applicant: CSR Technology Inc.Inventor: Ayaskant Shrivastava
-
Patent number: 8441302Abstract: A circuit including a first transistor group and a second transistor group. The transistor groups are connected such that they are arranged to be fed with at least one input signal, and such that they are arranged to output at least two currents. At least two transistors are arranged to be biased in such a way that desired signal paths are obtained in the circuit, such that a desired output current ratio is obtained.Type: GrantFiled: October 24, 2008Date of Patent: May 14, 2013Assignee: SAAB ABInventors: Håkan Berg, Heiko Thiesies
-
Patent number: 8400159Abstract: Methods and related systems are described for determining the casing attenuation factor for various frequencies from measurements of the impedance of the transmitting or receiving coil of wire of. The compensation is based on two relationships. The first relationship is between one or more measured impedance parameters and the product of casing conductivity, casing thickness and electromagnetic frequency. The second relationship is between the casing correction factor and the product of casing conductivity, casing thickness and electromagnetic frequency.Type: GrantFiled: March 16, 2009Date of Patent: March 19, 2013Assignee: Schlumberger Technology CorporationInventors: Guozhong Gao, Frank Morrison
-
Publication number: 20130038387Abstract: A detector circuit can be used for determining the reflection coefficients of HF signals in a signal path. The detector circuit includes a bidirectional hybrid coupler, logarithmic amplifiers connected to the hybrid couple, and a subtractor having an offset connection.Type: ApplicationFiled: February 18, 2011Publication date: February 14, 2013Applicant: EPCOS AGInventors: Edgar Schmidhammer, Veit Meister, Gerhard Zeller
-
Patent number: 8295296Abstract: An HDMI cable carries high speed encoded data which are transmitted differentially over data channels, along with a clock. High-frequency loss and differential skew within a differential signal may be compensated by analog circuits embedded in the cable. These embedded circuits are tuned at production for best performance by observing the quality of the recovered analog signal. The embedded circuits are powered by a combination of power sources, both carried within the cable, and harvested from the high-speed signals themselves.Type: GrantFiled: July 18, 2007Date of Patent: October 23, 2012Assignee: Redmere Technology Ltd.Inventors: Aidan Gerard Keady, John Anthony Keane, Judith Ann Rea, Benjamin Griffin, John Martin Horan
-
Patent number: 8274326Abstract: An equalization circuit includes a first differential amplifier having first and second transistors, and a first differential high-pass filter coupled to respective gate terminals of the first and second transistors. A source terminal of the first transistor is coupled to a first input node, and a source terminal of the second transistor is coupled to the second input node. The equalization circuit further includes a second differential amplifier having third and fourth transistors, and a second differential high-pass filter coupled to respective gate terminals of each of the third and fourth transistors. A source terminal of the third transistor is coupled to the first input node, and a source terminal of the second transistor is coupled to the second input node. Using such a circuit, continuous time decision feedback equalization may be performed.Type: GrantFiled: August 31, 2010Date of Patent: September 25, 2012Assignee: MoSys, Inc.Inventor: Charles W. Boecker
-
Patent number: 8258816Abstract: An integrated circuit comparator comprises a differential amplifier, a source follower circuit coupled to a gate terminal of a first transistor in the differential amplifier, and an output circuit. One or more source follower circuits may be utilized in connection with the differential amplifier, and one or more source follower circuits may be utilized in connection with the output circuit.Type: GrantFiled: October 20, 2010Date of Patent: September 4, 2012Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 8254402Abstract: An HDMI cable carries high speed encoded data which are transmitted differentially over data channels, along with a clock. High-frequency loss and differential skew within a differential signal may be compensated by analog circuits embedded in the cable. These embedded circuits are tuned at production for best performance by observing the quality of the recovered analog signal. The embedded circuits are powered by a combination of power sources, both carried within the cable, and harvested from the high-speed signals themselves. Methods are provided for deskewing, equalizing, and boosting the differential signals in the embedded circuits that are mounted on a PCB.Type: GrantFiled: February 17, 2009Date of Patent: August 28, 2012Assignee: Remere Technology Ltd.Inventors: Aidan Gerard Keady, John Anthony Keane, Judith Ann Rea, Benjamin Griffin, John Martin Horan
-
Patent number: 8253444Abstract: A receiving circuit includes an impedance compensating circuit, a first input terminal and a second input terminal coupled to a first signal line and a second signal line, a first signal and a second signal corresponding to differential signals being transmitted at the first input terminal and the second input terminal, respectively, a signal input circuit, coupled to the first input terminal and the second input terminal, which receives the first signal and the second signal are input, and a differential-signal detector that detects whether or not the differential signals are supplied to the first input terminal and the second input terminal.Type: GrantFiled: January 29, 2010Date of Patent: August 28, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Tetsuya Hayashi, Daisuke Suzuki
-
Patent number: 8228094Abstract: This disclosure relates to permuting transistors to compensate for offsets generated by transient variations of the transistors' parameters.Type: GrantFiled: August 11, 2009Date of Patent: July 24, 2012Assignee: Infineon Technologies AGInventor: Franz Kuttner
-
Patent number: 8229367Abstract: A low noise amplifier (LNA) with combined input matching, balun, and/or transmit/receive (T/R) switch is described. In one exemplary design, an apparatus includes a coupled inductor and an LNA. The coupled inductor receives a single-ended input signal, performs single-ended to differential conversion, and provides a differential input signal. The LNA receives and amplifies the differential input signal and provides a differential output signal. The coupled inductor includes magnetically coupled first and second coils. The first coil provides input impedance matching when the LNA is enabled. A resonator circuit formed with the first coil provides high input impedance when the LNA is disabled. A tuning capacitor coupled to the second coil provides amplitude imbalance tuning for the differential input signal. A transmit switch is coupled between the first coil and a transmitter.Type: GrantFiled: April 14, 2009Date of Patent: July 24, 2012Assignee: QUALCOMM, IncorporatedInventors: Ngar Loong Alan Chan, Byung Wook Min
-
Publication number: 20120146718Abstract: An input buffer receiver circuit for electronic devices (e.g., memory chips) to receive reduced-swing and high bandwidth inputs to provide “buffered” output signals having symmetrical rising and falling delays, and without additional current dissipation over previous receiver circuits, is disclosed. The receiver circuit may include two differential amplifier pair stages (i.e., 4 total differential amplifiers). The first stage of differential amplifiers convert the single-ended input signal to a full-differential signal, which is converted back to a single-ended output signal by the second stage of differential amplifiers. The output of a P-diff first stage may be connected to the input of an N-diff second stage and the output of an N-diff first stage may be connected to the input of a P-diff second stage thereby creating a “cross coupled” structure. Various current saving and biasing methods may also be employed to keep operating current the same or lower than previous designs.Type: ApplicationFiled: February 16, 2012Publication date: June 14, 2012Applicant: Micron Technology, Inc.Inventors: Dong Pan, Timothy B. Cowles
-
Patent number: 8174292Abstract: A current sensing circuit for a pulse width modulation (PWM) application may include first and second input terminals to be coupled to ends of a sensing resistance, an output terminal, and first and second internal circuit nodes. The current sensing circuit further may include an input block comprising a first transconductance amplifier to be coupled to a supply voltage. The first transconductance amplifier may be coupled to the first and second input terminals and to the first and second internal circuit nodes. The current sensing circuit may also include an amplifier block comprising an amplifier to be coupled to a reference voltage, and coupled to the first and second internal circuit nodes and the output terminal, and a feedback block comprising a second transconductance amplifier to be coupled to the supply voltage and being coupled to the output terminal and the first and second internal circuit nodes.Type: GrantFiled: August 14, 2009Date of Patent: May 8, 2012Assignee: STMicroelectronics, S.R.L.Inventors: Maurizio Nessi, Luca Schillaci
-
Patent number: 8164364Abstract: A differential input circuit (1-1) includes first (Q0) and second (Q1) input transistors having control electrodes coupled to first (Vin+) and second (Vin?) input signals, respectively. A pass transistor (P3) is coupled between first electrodes of the first and second input transistors. First (N1) and second (N2) level shift transistors have control electrodes coupled to the first and second input signals, respectively. A voltage selector circuit (22) selects a voltage on a first electrode of one of the first and second level shift transistors according to which is at a higher voltage, and produces a corresponding control voltage (V19) on a control electrode of the pass transistor so as to limit a voltage difference between the first electrode and the control electrode of the first input transistor (Q0) when it is turned off in response to a large difference between the first and second input signals.Type: GrantFiled: July 27, 2010Date of Patent: April 24, 2012Assignee: Texas Instruments IncorporatedInventors: Jerry L. Doorenbos, Sudarshan Udayashankar
-
Patent number: 8149048Abstract: An apparatus and method for programmable power management in a programmable analog circuit block. Specifically, the present invention describes an operational amplifier circuit that includes current sources that are coupled in parallel. Configuration bits are asserted to selectively enable or selectively disable one or more of the current sources in order to modulate the performance of the operational amplifier circuit block. Selective addition or removal of current sources increases or decreases the amount of current within the operational amplifier and, correspondingly, the speed and power consumption of the operational amplifier. Combinations of asserted configuration bits pass a bias voltage in order enable selected current sources. In one embodiment, the bias voltage can be increased in order to increase the current output of one of the current sources which, correspondingly, increases the speed of the operational amplifier circuit block.Type: GrantFiled: August 29, 2001Date of Patent: April 3, 2012Assignee: Cypress Semiconductor CorporationInventor: Monte Mar
-
Publication number: 20120049946Abstract: An equalization circuit is disclosed. The equalization circuit includes a first differential amplifier having first and second transistors, and a first differential high-pass filter coupled to respective gate terminals of the first and second transistors. A source terminal of the first transistor is coupled to a first input node, and a source terminal of the second transistor is coupled to the second input node. The equalization circuit further includes a second differential amplifier having third and fourth transistors, and a second differential high-pass filter coupled to respective gate terminals of each of the third and fourth transistors. A source terminal of the third transistor is coupled to the first input node, and a source terminal of the second transistor is coupled to the second input node. Using such a circuit, continuous time decision feedback equalization may be performed.Type: ApplicationFiled: August 31, 2010Publication date: March 1, 2012Inventor: Charles W. Boecker
-
Patent number: 8125268Abstract: An input buffer receiver circuit for electronic devices (e.g., memory chips) to receive and process reduced-swing and high bandwidth inputs to obtain “buffered” output signals therefrom with symmetrical rising and falling delays, and without additional current dissipation over previous receiver circuits, is disclosed. The receiver circuit may include two stages of differential amplifier pairs (i.e., a total of 4 separated differential amplifiers). The differential amplifiers in the first stage convert the single-ended input signal to a full-differential signal, which is then converted back to a single-ended output signal by the differential amplifier pair in the second stage. The output of a P-diff first stage may be connected to the input of an N-diff second stage and the output of an N-diff first stage may be connected to the input of a P-diff second stage thereby creating a “cross” coupled structure.Type: GrantFiled: November 3, 2009Date of Patent: February 28, 2012Assignee: Micron Technology, Inc.Inventors: Dong Pan, Timothy B. Cowles
-
Patent number: 8063696Abstract: An output circuit (12) converts a pair of current signals supplied to a pair of common nodes (NCa and NCb) into a pair of voltage signals (VOa and VOb). In each of input buffer circuits (11, 11, . . . ), a constant current generation section (101) generates, in an output mode, a pair of constant currents in a pair of current paths going from a pair of intermediate nodes (NMa and NMb) to a reference node (VDD1), and stops the generation of the pair of constant currents in a cutoff mode. A voltage-to-current conversion section (102) generates, in the output mode, a pair of input currents corresponding to a pair of input signals (Sa and Sb) in a pair of current paths going from the pair of intermediate nodes (NMa and NMb) to a reference node (GND) to thereby generate a pair of current signals (Ia and Ib) in a pair of current paths going from the pair of intermediate nodes (NMa and NMb) to the pair of common nodes (NCa and NCb), and stops the generation of the pair of input currents in the cutoff mode.Type: GrantFiled: February 2, 2009Date of Patent: November 22, 2011Assignee: Panasonic CorporationInventor: Akinori Shinmyo
-
Patent number: 8054135Abstract: An amplifier comprises a power source, a load network comprising a load and a resonance circuit, an input branch having a first end electrically coupled to the power source and a second end electrically coupled to the load network, and an active switch having one terminal electrically coupled to the second end of the input branch. The input branch including at least one parallel-LC-circuit configured to provide an infinitely large impedance at harmonics of a determined order.Type: GrantFiled: December 5, 2008Date of Patent: November 8, 2011Assignee: General Electric CompanyInventors: Yingqi Zhang, Jianwu Li, Yunfeng Liu, Wuhua Li
-
Patent number: 8054109Abstract: A low-current input buffer is disclosed. The buffer uses self-biased N and P channel differential pairs with their outputs tied together. The self-biasing assists in reducing current consumption. The combination of N and P-channel differential pairs results in symmetry across a wide range of reference and supply voltages.Type: GrantFiled: April 8, 2011Date of Patent: November 8, 2011Assignee: Round Rock Research, LLCInventors: Timothy B. Cowles, Steve Casper
-
Patent number: 8054156Abstract: This document discloses low variation resistor devices, methods, systems, and methods of manufacturing the same. In some implementations, a low-variation resistor can be implemented with a metal-oxide-semiconductor field-effect-transistor (“MOSFET”) operating in the triode (e.g., ohmic) region. The MOSFET can have a source that is connected to a reference voltage (e.g., ground) and a gate connected to a gate voltage source. The gate voltage source can generate a gate voltage that varies in proportion to changes in the temperature of an operating environment. The gate voltage variation can, for example, be controlled so that it offsets the changes in MOSFET resistance that are caused by changes in temperature. In some implementations, the gate voltage variation offsets the resistance variance by offsetting changes in transistor mobility that are caused by changes in temperature.Type: GrantFiled: August 26, 2008Date of Patent: November 8, 2011Assignee: Atmel CorporationInventors: Jimmy Fort, Michel Cuenca
-
Patent number: 8049534Abstract: In bipolar CMOS or BiCMOS process technologies, drivers (such as mixed mode or hybrid mode drivers) using both bipolar and CMOS transistors (i.e., field effect transistors or FETs) may have undesirable properties, such as reduced speed, ringing, latch-up, or lower electrostatic discharge (ESD) performance. Here, a mixed or hybrid mode driver is provided that employs a current steering circuit (instead of voltages driven differential pair(s) as is done with conventional drivers) to generate pull-down currents that precisely match the voltages in the pull-up portions of driver. It increases the speed and produces smaller output common-mode voltage fluctuation over conventional drivers. Thus, the driver provided here can be produced in BiCMOS process technologies without the undesirable effects of conventional drivers.Type: GrantFiled: February 15, 2010Date of Patent: November 1, 2011Assignee: Texas Instruments IncorporatedInventors: Yaqi Hu, Yanli Fan, Mark W. Morgan
-
Patent number: 8044950Abstract: A driver circuit usable for a display panel can generate an output signal in response to an input pulse signal supplied to only one input signal terminal thereof. The driver circuit includes a pulse generating circuit for generating an output signal at the output terminal. The pulse generating circuit has a first and second differential input stage for respectively driving a push-pull construction of output transistors in response to the input pulse signal supplied through the input signal terminal with respect to the push-pull output, whereby to simplify the circuitry, operate at a high slew rate, and decrease electric current consumption.Type: GrantFiled: December 19, 2006Date of Patent: October 25, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Masanori Satou
-
Publication number: 20110227639Abstract: A sense amplifier circuit is implemented for suppressing Miller effect capacitive coupling. The amplifier circuit comprises a differential amplifier circuit having a first input, a first output interstitial node, a second input, a second output interstitial node, a third input to enable or disable the differential amplifier, and having an equalizer circuit coupled between the first output interstitial node and the second output interstitial node. The amplifier circuit also comprises a cross coupled latch circuit having a first latch input coupled to the first output interstitial node, a second latch input coupled to the second output interstitial node, a first latch output, and a second latch output, wherein during a first time period the first latch output and the second latch output are precharged, the differential amplifier circuit is disabled, and the equalizer circuit is enabled to suppress the Miller effect capacitive coupling on the sense amplifier inputs.Type: ApplicationFiled: March 19, 2010Publication date: September 22, 2011Applicant: QUALCOMM IncorporatedInventors: Michael ThaiThanh Phan, Chiaming Chai, Manish Garg
-
Patent number: 7924067Abstract: A low-current input buffer is disclosed. The buffer uses self-biased N and P channel differential pairs with their outputs tied together. The self-biasing assists in reducing current consumption. The combination of N and P-channel differential pairs results in symmetry across a wide range of reference and supply voltages.Type: GrantFiled: February 25, 2010Date of Patent: April 12, 2011Assignee: Round Rock Research, LLCInventors: Timothy B. Cowles, Steve Casper
-
Patent number: 7911244Abstract: A differential drive circuit includes at least a first or second drive system. The first drive system has first and second field effect transistors, first and second resistors, and first and second circuits controlling the source voltages of the first and second field effect transistors to equal first and second drive target voltages, the first and second field effect transistors having sources connected to a power potential via the first and second resistors, respectively. The second drive system has third and fourth field effect transistors, third and fourth resistors, and third and fourth circuits controlling the source voltages of the third and fourth field effect transistors to equal third and fourth drive target voltages, the third and fourth field effect transistors having sources connected to a reference potential via the third and fourth resistors, respectively. A common-mode voltage is driven to form a constant differential signal across a load resistance.Type: GrantFiled: November 25, 2008Date of Patent: March 22, 2011Assignee: Sony CorporationInventors: Hidekazu Kikuchi, Gen Ichimura, Miho Ozawa
-
Patent number: 7888994Abstract: An electrical circuit for conversion from differential to single-ended includes a differential amplifier stage and first and second buffer circuits. The differential amplifier stage includes a first and a second input; and a first and a different second charging circuit that can be operatively coupled, respectively, with an output of the conversion circuit and with an auxiliary output. Each of the first and second buffer circuits is functionally arranged between one of said outputs and between one of said charging circuits. The buffer circuits being configured so as to substantially equalize relative impedances seen towards said outputs.Type: GrantFiled: February 27, 2009Date of Patent: February 15, 2011Assignee: ST-Ericsson SAInventors: Marco Zamprogno, Pierangelo Confalonieri, Alberto Minuti
-
Patent number: 7876146Abstract: A method and an apparatus powers down an analog integrated circuit. A power down circuit is electrically coupled to the analog circuit and is adapted to power down the analog circuit in response to receiving a power down signal. A node protection circuit is electrically coupled to the analog circuit and is adapted to provide a predetermined voltage potential to at least one predetermined node in the analog circuit in response to receiving the power down signal when a voltage potential at the at least one predetermined node is not determined by the power down circuit.Type: GrantFiled: May 8, 2007Date of Patent: January 25, 2011Assignee: QUALCOMM, IncorporatedInventor: Guoqing Miao
-
Patent number: 7852123Abstract: A comparator circuit includes a bias stage, a first current source, a second current source, and a comparator stage. The bias stage includes a first input, a second input, an output that generates a bias voltage, and a first load, wherein differential reference voltages are applied to the first and second inputs. The first current source generates a bias current based on the bias voltage and inputs the bias current to the bias stage. The second current source generates the bias current based on the bias voltage. The comparator stage communicates with the second current source and includes a first input, a second input, and a second load, wherein differential input voltages are applied to the first and second inputs of the comparator stage. The comparator circuit compares the differential input voltages to the differential reference voltages based on the bias current, the first load, and the second load.Type: GrantFiled: July 7, 2006Date of Patent: December 14, 2010Assignee: Marvell International Ltd.Inventors: Thomas B. Cho, Dong Chen
-
Publication number: 20100308904Abstract: The device generates a reference voltage, in particular designed for a system of the switched-capacitor type, based on a setpoint voltage. It includes a regulation loop having a first input to receive the setpoint voltage, and an output stage arranged as a voltage follower and looped to a second input of the loop. An additional stage is configured to deliver the reference voltage to the switched-capacitor system, this additional stage, coupled to the output stage, also being arranged as a voltage follower and paired with the output stage.Type: ApplicationFiled: June 3, 2010Publication date: December 9, 2010Applicant: STMicroelectronics (Grenoble 2) SASInventors: Hugo Gicquel, Marc Sabut, Fabien Reaute
-
Patent number: 7825723Abstract: This discloses an integrated circuit and at least one CMOS analog circuit including a first circuit component generating an output signal received by a second circuit component to generate a feedback signal received by the first component to regulate the output signal, where the transistors of the first circuit component consist of first MOS transistor instances compliant with a first core voltage and the feedback signal requires the transistors of the second circuit component to consist of at least one second MOS transistor instance compliant with a second core voltage above the first core voltage. The CMOS analog circuit may implement an amplifier, a transconductance amplifier and/or a telescopic amplifier. The first core voltage may at most 1.2 volts and the second core voltage may be at least three volts. The first MOS transistors may be thin oxide transistors and the second MOS transistors may be thicker oxide transistors.Type: GrantFiled: March 9, 2009Date of Patent: November 2, 2010Assignee: Atheros Communications, Inc.Inventor: Rabih F. Makarem
-
Patent number: 7825714Abstract: Systems and methods for nulling offsets in differential signaling systems are described. A first circuit may be configured to sense the difference between a first differential current and a second differential current and provide a sense signal to an adjustment circuit. The adjustment circuit may be configured to generate a correction signal based on the sense signal, where the correction signal is combined with the first differential current to reduce the offset between the first differential current and the second differential current. Alternately, the correction signal may be combined with the first and second differential currents to reduce the offset. The process may be repeated until the corrected first differential current and the second differential current are within a desired tolerance.Type: GrantFiled: June 12, 2008Date of Patent: November 2, 2010Assignee: Quintic HoldingsInventors: John B. Groe, Michael Naone Farias, Babak Nejati, Marc Facchini, Thomas Hardin
-
Patent number: 7821300Abstract: A system includes a first CML buffer configured to receive a first bias signal and a first CML signal of a first CML logic family. The first CML buffer produces a second CML signal of the first CML logic family based on the first CML signal and the first bias signal. A first coupling capacitor module couples to the first CML buffer. The first coupling capacitor module receives the second CML signal and produces a third CML signal based on the second CML signal. A second CML buffer couples to the coupling capacitor module and receives a second bias signal and the third CML signal, producing a fourth CML signal of a second CML logic family. A feedback module couples to the second CML buffer and receives the fourth CML signal producing a fifth CML signal. The second CML buffer is produces the fourth CML signal based on the second bias signal, the third CML signal, and the fifth CML signal.Type: GrantFiled: December 3, 2008Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Dan P. Bernard, John C. Schiff, Glen A. Wiedemeier
-
Patent number: 7821304Abstract: A semiconductor device stabilizes an operation of an input buffer. A semiconductor device includes an input potential detection unit, an input buffer, and a current sink unit. The input potential detection unit outputs a detection signal in response to a level of an input signal. The input buffer buffers the input signal by differentially amplifying the input signal through a first current sink unit. The current sink unit receives the detection signal, and in response to the detection signal, performs an auxiliary differential amplifying operation with respect to the input signal buffered by the input buffer.Type: GrantFiled: June 13, 2008Date of Patent: October 26, 2010Assignee: Hynix Semiconductor Inc.Inventors: Mi Hye Kim, Jae Jin Lee
-
Publication number: 20100259319Abstract: A low noise amplifier (LNA) with combined input matching, balun, and/or transmit/receive (T/R) switch is described. In one exemplary design, an apparatus includes a coupled inductor and an LNA. The coupled inductor receives a single-ended input signal, performs single-ended to differential conversion, and provides a differential input signal. The LNA receives and amplifies the differential input signal and provides a differential output signal. The coupled inductor includes magnetically coupled first and second coils. The first coil provides input impedance matching when the LNA is enabled. A resonator circuit formed with the first coil provides high input impedance when the LNA is disabled. A tuning capacitor coupled to the second coil provides amplitude imbalance tuning for the differential input signal. A transmit switch is coupled between the first coil and a transmitter.Type: ApplicationFiled: April 14, 2009Publication date: October 14, 2010Applicant: QUALCOMM INCORPORATEDInventors: Ngar Loong Alan Chan, Byung Wook Min
-
Patent number: 7812645Abstract: A signal conversion circuit 2 comprises a differential amplifier portion 10 and a source follower portion 20. When differential voltage signals INp and INn are input to a first input terminal 5 and second input terminal 6 respectively, operations occurs either in a mode in which only the differential amplifier portion 10 operates, or a mode in which both the differential amplifier portion 10 and the source follower portion 20 operate, or a mode in which only the source follower portion 20 operates, according to the levels of the differential voltage signals INp and INn. The differential amplifier portion 10 and source follower portion 20 have fewer components compared with a circuit comprising two differential amplifier circuits. By this means, the circuit area can be reduced, and in addition current consumption can be reduced. Also, because the source follower portion 20 performs non-inverting amplification of the differential voltage signals INp and INn, high-speed operation is possible.Type: GrantFiled: February 16, 2010Date of Patent: October 12, 2010Assignee: Thine Electronics, Inc.Inventors: Satoshi Miura, Makoto Masuda
-
Patent number: 7808115Abstract: Aspects of the present invention relate to the arrangement of points of interconnection of integrated circuit die to the package in which they are enclosed. More specifically, aspects of the present invention pertain to an arrangement of bond pads over the active circuitry of an integrated circuit die, in order to permit a reduction in size of the die. An embodiment of the present invention may place a first bond pad over the active area of an integrated circuit, wherein the first bond pad is electrically coupled to a second bond pad outside of the active area of the integrated circuit. Production and delivery of the integrated circuit may proceed using the second bond pad during packaging, in parallel with the testing of packaging using the first bond pad. When processes related to the use of the first bond pad have been proven successful and sustainable, the second bond pad may be eliminated, resulting in a reduction of the size of the integrated circuit device.Type: GrantFiled: November 15, 2004Date of Patent: October 5, 2010Inventor: Manolito M. Catalasan
-
Patent number: 7808298Abstract: To compensate for changes in temperature, a pair of bipolar transistors is connected to a voltage divider and receives a differential voltage that varies with temperature. The voltage divider includes a set of resistors placed in parallel. The set of resistors has a resistance that changes with temperature. As the resistance changes with temperature, the differential voltage provided by the voltage divider changes in proportion to a change in thermal voltage.Type: GrantFiled: March 11, 2009Date of Patent: October 5, 2010Assignee: Analog Devices, Inc.Inventors: Eric Modica, Derek Bowers
-
Patent number: 7808062Abstract: A signal isolator for providing at an output thereof representations of input currents from a source provided in an input conductor supported on a substrate having a bridge circuit suited for electrical connection to a source of electrical energization with a pair of series circuit members electrically connected in parallel with one another supported on a substrate with each series circuit member having a magnetoresistive member electrically connected in series with a current value controller, controlled at a controller terminal, at an output terminal of that controller. Each magnetoresistive members is electrically isolated from the input conductor and has a resistance versus applied external magnetic field characteristic that is substantially linear for at least relatively small externally applied magnetic fields.Type: GrantFiled: December 15, 2006Date of Patent: October 5, 2010Assignee: NVE CorporationInventor: Erik H. Lange
-
Patent number: RE41792Abstract: Integrated circuitry for selectively introducing capacitance and for controlling the transconductance transfer function of one or more amplifiers includes concatenated differential amplifiers with one or more pairs of switchable capacitive components differentially connected across outputs of the differential amplifiers to facilitate operation over a wide range of operating frequencies under control of external signals.Type: GrantFiled: July 8, 2003Date of Patent: October 5, 2010Assignee: Marvell International Ltd.Inventors: Sehat Sutardja, Pantas Sutardja