With Logic Or Bistable Circuit Patents (Class 327/64)
  • Patent number: 10313152
    Abstract: A transmission circuit includes a first transmitter and a second transmitter. The first transmitter turns OFF first transistors when a transmission data is in a high level, and turns ON the first transistors when the transmission data is in a low level. When a permission signal is in the high level, the second transmitter turns ON the second transistors when the transmission data is in the high level, and turns OFF the second transistors when the transmission data is in the low level. Diodes are set to suppress an amplitude of a differential signal in an ON time of the second transistors more than an amplitude of a differential signal in an ON time of the first transistors, to suppress ringing and radiation noise.
    Type: Grant
    Filed: July 28, 2017
    Date of Patent: June 4, 2019
    Assignee: DENSO CORPORATION
    Inventors: Tomohisa Kishigami, Shuichi Nakamura
  • Patent number: 9823983
    Abstract: An electronic fault detection unit is provided that has a first register, a second register, a comparator circuit, and a timer circuit. The first and second register can be written from a first software portion, and a second software portion, respectively. The comparator circuit is arranged to detect that both the first and second register have been written, verify a relationship between first data written to the first register and second data written to the second register, and signal a fault upon said verification failing. The timer circuit is arranged to signal a fault if said verification of the comparator circuit does not occur within a time limit.
    Type: Grant
    Filed: September 25, 2014
    Date of Patent: November 21, 2017
    Assignee: NXP USA, Inc.
    Inventor: David Baca
  • Patent number: 9678847
    Abstract: A controller area network (CAN) includes a CAN bus having a CAN-H wire, a CAN-L wire, and a pair of CAN bus terminators located at opposite ends of the CAN bus. The CAN further includes a plurality of nodes including controllers wherein at least one of the controllers is a monitoring controller. The monitoring controller includes a CAN monitoring routine for detecting a wire short fault in the CAN bus and its location.
    Type: Grant
    Filed: May 22, 2015
    Date of Patent: June 13, 2017
    Assignee: GM GLOBAL TECHNOLOGY OPERATIONS LLC
    Inventors: Xinyu Du, Shengbing Jiang, Atul Nagose, Yilu Zhang, Natalie Ann Wienckowski
  • Patent number: 9331597
    Abstract: A latching comparator includes a switching logic circuit coupled to receive a first signal from a first signal circuit, and a second signal from a second signal circuit. The switching logic circuit is further coupled to receive a latching signal that is a rectangular pulse waveform in either a first or a second state. An output circuit having an input terminal is coupled to the switching logic circuit. The input terminal of the output circuit is coupled to receive both the first and second signals to compare the first signal and second signal when the latching signal is in the first state. The input terminal of the output circuit is coupled to receive only one of the first and second signals when the latching signal is in the second state.
    Type: Grant
    Filed: September 18, 2015
    Date of Patent: May 3, 2016
    Assignee: Power Integrations, Inc.
    Inventors: Zhao-Jun Wang, Giao Minh Pham
  • Publication number: 20150102952
    Abstract: Embodiments of the present invention provide a comparator and an analog-to-digital converter. A sampling module, a pre-amplifying module, and a coupling module in the comparator obtain a third differential voltage signal according to a positive input signal and a negative reference signal, and obtain a fourth differential voltage signal according to a negative input signal and a positive reference signal. A latch that is in the comparator and formed by a first P-type field effect transistor, a second P-type field effect transistor, a third field effect transistor, a fourth field effect transistor, a first switch, and a second switch is directly cross-coupled through gates, and directly collects the third differential voltage signal and the fourth differential voltage signal to the gates, so as to drive the latch to start positive feedback.
    Type: Application
    Filed: October 8, 2014
    Publication date: April 16, 2015
    Inventors: Jinda Yang, Liren Zhou, Jun Xiong
  • Publication number: 20140285239
    Abstract: Power monitoring circuitry. In some embodiments, comparator circuitry may be configured to receive a first voltage value and a second voltage value, and to identify the greater of the first and second voltage values. Selector circuitry coupled to the comparator circuitry may be configured to power one or more components within the comparator circuitry with a supply voltage corresponding to the greater voltage value. In other embodiments, a method may include identifying, via a comparator, the largest among a plurality of voltage values, and powering one or more logic components within the comparator with the identified voltage value.
    Type: Application
    Filed: March 21, 2013
    Publication date: September 25, 2014
    Applicant: Freescale Semiconductor, Inc.
    Inventors: Pedro Barbosa Zanetta, Ivan Carlos Ribeiro Nascimento
  • Patent number: 8823267
    Abstract: A bandgap ready circuit for an RFID tag includes a bandgap circuit for providing a bandgap voltage, a first comparator for monitoring first and second voltages in the bandgap circuit and for providing a first logic signal, a second comparator for monitoring third and fourth voltages in the bandgap circuit and for providing a second logic signal, and a logic circuit for combining the first and second logic signals to provide a bandgap ready logic signal.
    Type: Grant
    Filed: June 6, 2012
    Date of Patent: September 2, 2014
    Assignee: Cypress Semiconductor Corporation
    Inventor: Agustin Ochoa
  • Patent number: 8786297
    Abstract: A circuit and method for detecting a brown-out condition and providing a feed-forward transfer function in a power supply circuit. A comparison circuit is coupled to a delay element through a latch. A second delay element is connected between the first delay element and an input of the latch. The output of the first delay element is connected to a clamping circuit via a logic circuit. A first voltage is compared with a reference voltage to generate a comparison voltage, which is transmitted through the latch and the first delay element. The comparison voltage is monitored at an output of the first delay element. A brown-out condition occurs if the comparison voltage being monitored at the output of the first delay element results from the first voltage being less than the reference voltage.
    Type: Grant
    Filed: April 28, 2009
    Date of Patent: July 22, 2014
    Assignee: Semiconductor Components Industries, LLC
    Inventors: Joel Turchi, Karel Ptacek, Radim Mlcousek
  • Publication number: 20140132307
    Abstract: A comparator is provided and the comparator includes a comparing input unit and a latching unit. Wherein, the comparing input unit has a first input receiving a first comparing signal and has a second input receiving a second comparing signal. The comparing input unit drives a first intermediate node signal at a first intermediate node depending on the first comparing signal according to a first strobe signal, and the comparing input unit drives a second intermediate node signal at a second intermediate node depending on the second comparing signal according to the first strobe signal. The latching unit determines a comparing result according to at least one of the first intermediate node signal and the second intermediate node signal. In addition, the latching unit latches the comparing result according to a second strobe signal.
    Type: Application
    Filed: November 13, 2012
    Publication date: May 15, 2014
    Applicant: UNIVERSITY OF MACAU
    Inventors: Chi-Hang CHAN, Yan ZHU, U-Fat CHIO, Sai-Weng SIN, Seng-Pan U, Rui Paulo da SILVA MARTINS
  • Publication number: 20140084960
    Abstract: The present disclosure provides a dynamic comparator with equalization function including a preamplifier, switched latch and dynamic transconductance circuit. The preamplifier amplifies input signals of the dynamic comparator. The dynamic transconductance circuit is inserted between the preamplifier and the switched latch for operating in a reset mode or a comparison mode. When operating in the reset mode, the dynamic transconductance circuit in conjunction with the switched latch performs voltage equalization of output signals of the switched latch, or when operating in the comparison mode, the dynamic transconductance circuit in conjunction with the switched latch receives the output signals generated by the preamplifier and carries out signal transconductance. The switched latch generates output signals as a comparison result of the dynamic comparator based on the transconductance signals generated by the dynamic transconductance circuit.
    Type: Application
    Filed: December 26, 2012
    Publication date: March 27, 2014
    Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
    Inventor: Bo-Wei CHEN
  • Publication number: 20130335119
    Abstract: A bi-directional comparator compares two input signals and applies a hysteresis level to the smaller input signal only after the output signal switches logical states and when the two input signals are within a predetermined range of each other. In one embodiment, the hysteresis applied to the smaller input signal is removed when the two input signals are no longer within the predetermined range of each other.
    Type: Application
    Filed: June 13, 2012
    Publication date: December 19, 2013
    Applicant: MICREL, INC.
    Inventors: Charles Casey, Richard Zhu, Cameron Jackson
  • Patent number: 8604838
    Abstract: An apparatus for comparing differential input signal inputs is provided. The apparatus comprises a CMOS sense amplifier (which has having a first input terminal, a second input terminal, a first output terminal, and a second output terminal), a first output circuit (which has a first load capacitance), a second output circuit (which has a second load capacitance), and an isolation circuit. The isolation circuit is coupled between the first output terminal of the CMOS sense amplifier and the first output circuit and is coupled between the second output terminal of the CMOS sense amplifier and the second output terminal of the CMOS sense amplifier. The isolation circuit isolates the first and second load capacitances from the CMOS sense amplifier.
    Type: Grant
    Filed: December 12, 2011
    Date of Patent: December 10, 2013
    Assignee: Texas Instruments Incorporated
    Inventor: Robert F. Payne
  • Patent number: 8564350
    Abstract: A hysteresis device produces an output signal in accordance with hysteresis characteristics that changes at a plurality of thresholds with respect to an input signal. The hysteresis apparatus includes an input signal adjusting section that outputs an adjustment signal in which an offset level corresponding to each of the plurality of thresholds is added to the input signal, a comparator that outputs a first signal based on the adjustment signal, the first signal being binarized, and a determining section that controls the input signal adjusting section to switch the offset level for each of the plurality of thresholds, that acquires the first signal for each switching of the offset level, and that produces a present output signal based on a previous output signal and the first signal corresponding to the threshold relating to a range to which the input signal is belonged.
    Type: Grant
    Filed: October 18, 2011
    Date of Patent: October 22, 2013
    Assignee: Yamaha Corporation
    Inventor: Yasuo Wakamori
  • Publication number: 20130215656
    Abstract: A latching comparator includes a switching logic circuit coupled to receive a latching signal, a first signal and a second signal. An output circuit having an input terminal is coupled to the switching logic circuit. The input terminal of the output circuit is coupled to receive both the first and second signals through the switching logic circuit in response to the latching signal being in a first state. The input terminal of the output circuit is coupled to receive only one of the first and second signals through the switching logic circuit in response to a signal representative of an output terminal of the output circuit and in response to the latching signal being in a second state.
    Type: Application
    Filed: February 17, 2012
    Publication date: August 22, 2013
    Applicant: POWER INTEGRATIONS, INC.
    Inventors: Zhao-Jun Wang, Giao Minh Pham
  • Patent number: 8513979
    Abstract: An integrated circuit includes: a circuit pin; a detecting circuit coupled to the circuit pin, and arranged to detect a signal level value of the circuit pin when the integrated circuit operates in a first operational mode; a storage circuit coupled to the detecting circuit, and arranged to store the signal level value; and a controlling circuit coupled to the storage circuit, and arranged to set a voltage level of the circuit pin according the signal level value when a processing circuit of the integrated circuit operates in a second operational mode.
    Type: Grant
    Filed: November 30, 2011
    Date of Patent: August 20, 2013
    Assignee: Realtek Semiconductor Corp.
    Inventor: Chung-Chang Lin
  • Publication number: 20130176156
    Abstract: A comparator includes: a differential amplifier circuit to operate based on a clock signal and output a first intermediate output and a second intermediate output corresponding to a first input signal and a second input signal respectively; and a differential latch circuit to operate based on the clock signal and vary a state based on the first intermediate output and the second intermediate output, the differential latch circuit having a controllable sensitivity with respect to a state variation of the first intermediate output and the second intermediate output.
    Type: Application
    Filed: November 7, 2012
    Publication date: July 11, 2013
    Applicant: FUJITSU LIMITED
    Inventor: FUJITSU LIMITED
  • Patent number: 8476934
    Abstract: Differential signal detection circuitry with an integrated reference voltage. The reference voltage is added as an offset to the output voltage, and its integration ensures that variations in the reference voltage closely track variations in the signal. Accordingly, the detection threshold for the signal being detected remains more consistent over variations in the circuit manufacturing process, power supply voltage and operating temperature.
    Type: Grant
    Filed: July 21, 2011
    Date of Patent: July 2, 2013
    Assignee: National Semiconductor Corporation
    Inventors: Arlo J. Aude, Soumya Chandramouli
  • Patent number: 8466715
    Abstract: A comparator includes: a wide-swing operation transconductance amplifier (OTA), having first and second differential input pairs for receiving first and second differential input signals respectively, the wide-swing OTA generating first and second intermediate output voltages in comparing the first with the second differential input signals; a current switch group; a current mirror group, wherein when an input common mode voltage of the first and the second differential input signal tends to one of a first and a second reference voltage, one of the first and the second differential input pair is turned off, and the current switch group and the current mirror group compensate a current flowing through the other of the first and the second differential input pair; and a decision circuit coupled to the wide-swing OTA, for enlarging a voltage difference between the first and the second intermediate output voltage to output a voltage comparison output signal.
    Type: Grant
    Filed: January 20, 2012
    Date of Patent: June 18, 2013
    Assignee: Raydium Semiconductor Corporation
    Inventors: Yu Kuang, Shih-Tzung Chou
  • Patent number: 8378727
    Abstract: A common-source circuit including two branches in parallel between a terminal of application of a voltage and a current source, each branch comprising: a series association of a resistor and a transistor, having their junction point defining an output terminal of the branch; a first switch connecting an input terminal of the branch to a control terminal of the transistor; and a controllable stage for amplifying data representing the level present on the output terminal of the opposite branch.
    Type: Grant
    Filed: June 22, 2011
    Date of Patent: February 19, 2013
    Assignee: STMicroelectronics SA
    Inventors: Pratap Narayan Singh, Stéphane Le Tual
  • Publication number: 20120313665
    Abstract: A bandgap ready circuit for an RFID tag includes a bandgap circuit for providing a bandgap voltage, a first comparator for monitoring first and second voltages in the bandgap circuit and for providing a first logic signal, a second comparator for monitoring third and fourth voltages in the bandgap circuit and for providing a second logic signal, and a logic circuit for combining the first and second logic signals to provide a bandgap ready logic signal.
    Type: Application
    Filed: June 6, 2012
    Publication date: December 13, 2012
    Applicant: Ramtron International Corporation
    Inventor: Agustin Ochoa
  • Publication number: 20120274358
    Abstract: A identical-data determination circuit includes a first activation unit configured to activate an output signal when first and second signals each have a first level, a second activation unit configured to activate the output signal when the first and second signals each have a second level different from the first level, an initialization unit configured to deactivate the output signal when an initialization signal is applied, and a storage unit configured to store the output signal.
    Type: Application
    Filed: December 28, 2011
    Publication date: November 1, 2012
    Inventor: Dae-Suk KIM
  • Patent number: 8289053
    Abstract: An inverter is configured by double gate TFTs, and an inverter is configured by double gate TFTs. Top gate terminals of the TFTs that configure the inverter are connected to an input terminal DAT(+), and bottom gate terminals are connected to an output of the inverter and an output terminal OUT. Bottom gate terminals of the TFTs that configure the inverter are connected to an input terminal DAT(?), and bottom gate terminals are connected to an output of the inverter. With this, threshold voltages of the inverters are controlled so as to facilitate switching operations of the inverters, and whereby the comparator circuit operates at a high speed. It is possible to obtain a comparator circuit that is insusceptible to a variation in the threshold voltages of the transistors and fluctuation of a common mode voltage of an input signal and capable of operating at a high speed.
    Type: Grant
    Filed: March 17, 2009
    Date of Patent: October 16, 2012
    Assignee: Sharp Kabushiki Kaisha
    Inventors: Yasuyuki Ogawa, Christopher Brown
  • Patent number: 8258819
    Abstract: Traditionally, latched comparators have suffered from performance problems related to exposure of the latch to load capacitances. Even attempts to isolate the latch from the load capacitances by way of resistors has resulted in performance problems (namely, voltage swing degradation). Here, however, a latched comparator is provided that employs inductors to generally provide isolation from load capacitances, which generally improves performance. Moreover, the latch has been modified to accommodate the inductors during a track period (namely, provision of grounding paths).
    Type: Grant
    Filed: October 25, 2010
    Date of Patent: September 4, 2012
    Assignee: Texas Instruments Incorporated
    Inventors: Vaibhav Tripathi, Marco Corsi, Venkatesh Srinivasan
  • Patent number: 8228094
    Abstract: This disclosure relates to permuting transistors to compensate for offsets generated by transient variations of the transistors' parameters.
    Type: Grant
    Filed: August 11, 2009
    Date of Patent: July 24, 2012
    Assignee: Infineon Technologies AG
    Inventor: Franz Kuttner
  • Patent number: 8207782
    Abstract: A circuit to minimize thermally generated offset voltages includes a differential pair of transistors having a first transistor and a second transistor and coupled to a current source, a differential input having a first input coupled to the first transistor and having a second input coupled to the second transistor, a pair of bypass transistors having a first bypass transistor and a second bypass transistor, the first bypass transistor coupled in parallel with the first transistor and the second bypass transistor coupled in parallel with the second transistor, wherein the pair of bypass transistors is coupled to the current source, and control circuitry coupled to the pair of bypass transistors for controlling current through the pair of bypass transistors.
    Type: Grant
    Filed: March 1, 2011
    Date of Patent: June 26, 2012
    Assignee: HRL Laboratories, LLC
    Inventor: Albert E. Cosand
  • Patent number: 8198921
    Abstract: A dynamic comparator with background offset calibration is provided. The dynamic comparator includes at least one input differential pair, a first back-to-back inverter, a second back-to-back inverter, and an integrator. The input differential pair includes two current branches, wherein one of the current branches has an input referred offset. The first back-to-back inverter determines which one of the two current branches has the input referred offset in response to a first clock signal and generates two control signals accordingly. The integrator generates two calibration voltages for the input differential pair in response to the two control signals, so as to calibrate the input referred offset. The second back-to-back inverter determines a difference between two input signals received by the input differential pair after the input referred offset is calibrated in response to a second clock signal and outputs two comparison signals accordingly.
    Type: Grant
    Filed: December 17, 2009
    Date of Patent: June 12, 2012
    Assignee: Industrial Technology Research Institute
    Inventors: Bo-Wei Chen, Tim-Kuei Shia, Ji-Eun Jang
  • Patent number: 8143921
    Abstract: A compare cycle of a comparator includes a precharge phase and a compare phase. During the precharge phase, a node of the comparator is precharged to a defined voltage. In addition, during the precharge phase an input transistor of the comparator is decoupled from the node. During the compare phase, an input voltage is coupled to the node via the input transistor. The input transistor is maintained in saturation during both the precharge phase and the compare phase, reducing switching noise.
    Type: Grant
    Filed: August 3, 2009
    Date of Patent: March 27, 2012
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Fernando Z. Neto, Fernando Chavez Porras, Jon S. Choy, Walter Luis L. Tercariol
  • Patent number: 8026743
    Abstract: An envelope detecting circuit is provided. The envelope detecting circuit comprises a source degeneration circuit that amplifies an input differential signal, a differential gain stage that supplies a voltage proportional to the amplified signal, a potential hold circuit that holds the voltage supplied from the gain stage, a comparator circuit that compares the voltage held by the potential holding circuit with a reference potential to output a detect signal, and envelope level adjustment and selection unit that responds to the detect signal and outputs a control signal to the source degeneration circuit.
    Type: Grant
    Filed: December 14, 2010
    Date of Patent: September 27, 2011
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventor: Chiung-Ting Ou
  • Publication number: 20110215959
    Abstract: To provide a comparator and an A/D converter having the comparator. The comparator includes a differential amplifier circuit section and a differential latch circuit section. A first input voltage signal, a second input voltage signal and a clock signal are inputted to the differential amplifier circuit section. The differential amplifier circuit section operates base on the clock signal to output a first output voltage signal and a second output voltage signal which respectively correspond to the value the input voltage signal and the value of the reference voltage signal and are amplified. The differential latch circuit section operates based on the first and second output voltage signals to keep and output a comparison result between the first input voltage signal and the second input voltage signal.
    Type: Application
    Filed: October 28, 2009
    Publication date: September 8, 2011
    Applicant: TOKYO INSTITUTE OF TECHNOLOGY
    Inventors: Akira Matsuzawa, Masaya Miyahara
  • Publication number: 20110215838
    Abstract: A digital noise filter circuit includes a gating clock generating circuit and a noise filter circuit. The gating clock generating circuit compares logic levels of an input signal and an output signal of the noise filter circuit. The gating clock generating circuit supplies a gating clock as an operating clock to the noise filter circuit when the logic levels of both signals do not coincide, and halts supply of the gating clock when the logic levels of both signals do coincide. The noise filter circuit removes noise from the input signal and outputting the resultant signal as the output signal.
    Type: Application
    Filed: May 12, 2011
    Publication date: September 8, 2011
    Inventor: Ryoichi YAMAGUCHI
  • Patent number: 7990183
    Abstract: One of differential signals is inputted to a first input terminal. The other of the differential signals is inputted to a second input terminal. A first sample hold circuit samples the signal inputted to the first input terminal and hold it thereafter. A second sample hold circuit samples the signal inputted to the second input terminal and holds it thereafter. A comparison unit compares a signal corresponding to a difference between respective output signals from the first and the second sample hold circuits, with a predetermined threshold value. A latch circuit latches an output from the comparison unit. Sample timings of the first and the second sample hold circuits and a latch timing of the latch circuit can be adjusted independently.
    Type: Grant
    Filed: December 17, 2008
    Date of Patent: August 2, 2011
    Assignee: Advantest Corporation
    Inventor: Shoji Kojima
  • Patent number: 7961011
    Abstract: An amplifier includes: an operation amplifier including a positive input terminal and a negative input terminal; and a detector which detects that a difference between a voltage of the positive input terminal and a voltage of the negative input terminal is equal to or exceeds a predetermined value and outputs a detection signal.
    Type: Grant
    Filed: October 3, 2008
    Date of Patent: June 14, 2011
    Assignee: Yamaha Corporation
    Inventors: Masayuki Iwamatsu, Hirotoshi Tsuchiya
  • Publication number: 20110068829
    Abstract: An inverter is configured by double gate TFTs, and an inverter is configured by double gate TFTs. Top gate terminals of the TFTs that configure the inverter are connected to an input terminal DAT(+), and bottom gate terminals are connected to an output of the inverter and an output terminal OUT. Bottom gate terminals of the TFTs that configure the inverter are connected to an input terminal DAT(?), and bottom gate terminals are connected to an output of the inverter. With this, threshold voltages of the inverters are controlled so as to facilitate switching operations of the inverters, and whereby the comparator circuit operates at a high speed. It is possible to obtain a comparator circuit that is insusceptible to a variation in the threshold voltages of the transistors and fluctuation of a common mode voltage of an input signal and capable of operating at a high speed.
    Type: Application
    Filed: March 17, 2009
    Publication date: March 24, 2011
    Inventors: Yasuyuki Ogawa, Christopher Brown
  • Patent number: 7863944
    Abstract: A clock detector is provided. The clock detector generally comprises a filter, a first branch, a second branch, a latch, and logic. The filter is adapted to receive a clock signal and is coupled to a low threshold inverter in the first branch and a high threshold inverter in the second branch. The latch is adapted to receive the clock signal and is coupled to the first branch, while the logic is coupled to the node between the first branch and the latch, an output of the latch, and the second branch so that it can output a clock detection signal.
    Type: Grant
    Filed: March 10, 2009
    Date of Patent: January 4, 2011
    Assignee: Texas Instruments Incorporated
    Inventors: Zhengyu Wang, Milad Alwardi
  • Patent number: 7839183
    Abstract: A circuit for discriminating a ‘Noisy’ state of an output of a squelch circuit is disclosed. A circuit for resolve the ‘Noisy’ state of the output of the squelch circuit is also disclosed which uses the output identification circuit. The output of the squelch circuit and a clear signal are input into a first AND gate. The output of the first AND gate is input into a first flip-flop. An inversed signal of the output of the first AND gate is input into a second flip-flop. The outputs of the first and second flip-flops are input into a discriminating unit including a second AND gate. The ‘Noisy’ state is identified by the output of the second AND gate. Based on the identification result, sensitivity of the squelch circuit is regulated.
    Type: Grant
    Filed: September 13, 2007
    Date of Patent: November 23, 2010
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Shinya Kawakami
  • Patent number: 7826551
    Abstract: In one aspect, a differential signal transfer method is provided which includes converting 2M?1 original signals into 2M?1 differential signal pairs, where M is an integer of 2 or more, and wherein each pair consists of a first differential signal and a second differential signal having opposite phases, and transferring the 2M?1 differential signal pairs to 2M signal lines such that each of the 2M signal lines includes overlapping differential signals among the first differential signals and the second differential signals of the 2M?1 differential signal pairs.
    Type: Grant
    Filed: August 10, 2006
    Date of Patent: November 2, 2010
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hee-Seok Lee, Sung-hwan Min
  • Patent number: 7714621
    Abstract: An input signal detecting circuit includes a plurality of comparators configured to output a plurality of differential output signals in response to a differential input signal, respectively; and a differential exclusive OR circuit configured to output an exclusive OR resultant signal from the plurality of differential output signals outputted from the plurality of comparators. In at least one of the plurality of comparators, a DC operation voltage is changed in response to a control signal supplied to the comparator.
    Type: Grant
    Filed: February 28, 2008
    Date of Patent: May 11, 2010
    Assignee: NEC Electronics Corporation
    Inventor: Norihiro Saitou
  • Patent number: 7714515
    Abstract: According to an embodiment of the present invention, a system is provided for driving at least one light-emitting diode (LED). The system includes an output terminal connectable to an anode of the LED and at which an output voltage can be provided for the LED. A driver loop, connectable to a cathode of the LED, is operable to maintain a LED current flowing through the LED at a desired level, thereby attenuating modulation error attributable to voltage variations at the cathode of the LED.
    Type: Grant
    Filed: June 10, 2005
    Date of Patent: May 11, 2010
    Assignee: Integrated Memory Logic, Inc.
    Inventors: Necdet Emek, Mario Chunhwa Huang
  • Patent number: 7684427
    Abstract: A switching matrix has a first number of inputs and a second number of outputs as well as a conductor arrangement and controllable switching elements by means of which the inputs can be connected with the outputs. The controllable switching elements are fashioned such that at least two independent control signals are required to trigger a switching event.
    Type: Grant
    Filed: November 18, 2005
    Date of Patent: March 23, 2010
    Assignee: Siemens Aktiengesellschaft
    Inventor: Horst Kröckel
  • Publication number: 20100007385
    Abstract: First and second devices may simultaneously communicate bidirectionally with each other using only a single pair of LVDS signal paths. Each device includes an input circuit and a differential output driver connected to the single pair of LVDS signal paths. An input to the input circuit is also connected to the input of the driver. The input circuit may also receive an offset voltage. In response to its inputs, the input circuit in each device can use comparators, gates and a multiplexer to determine the logic state being transmitted over the pair of LVDS signal paths from the other device. This advantageously reduces the number of required interconnects between the first and second devices by one half.
    Type: Application
    Filed: September 16, 2009
    Publication date: January 14, 2010
    Applicant: Texas Instruments Incorporated
    Inventor: Lee D. Whetsel
  • Patent number: 7639049
    Abstract: A voltage detecting circuit included in a battery device includes an input voltage comparing circuit that compares a first threshold value voltage or a second threshold value voltage lower than the first threshold value voltage with an input voltage to control the opening and closing of an output switching element, and a threshold value voltage setting circuit that compares a third threshold value voltage lower than the second threshold value voltage with the input voltage and, when the input voltage changes from a low voltage to a high voltage and intersects the third threshold value voltage, outputs a pulse for a predetermined period thereafter so that the second threshold value is selected in the input voltage comparing circuit. As a result, when the input voltage increases from the ground potential, the second threshold value is compared with the input voltage in the input voltage comparing circuit.
    Type: Grant
    Filed: October 3, 2008
    Date of Patent: December 29, 2009
    Assignee: Rohm Co. Ltd.
    Inventor: Masanori Ohira
  • Patent number: 7586338
    Abstract: There is described a method for increasing an availability and a redundancy of an analog current output as well as an analog current output with increased availability and redundancy. To improve the availability and also the redundancy behavior of an analog current output a first set of current sources is switched to active to generate an output current, one current source respectively of the first set is checked cyclically for serviceability and the other current sources respectively generate the output current in equal parts. Where unserviceability is determined, the corresponding current source is disconnected and removed from the first set. If a malfunction occurs, such as a failure of a current source for example, the output current advantageously does not drop out completely due to the allocation of generation to a number of current sources.
    Type: Grant
    Filed: September 6, 2007
    Date of Patent: September 8, 2009
    Assignee: Siemens Aktiengesellschaft
    Inventor: Dietmar Schwabe
  • Patent number: 7570715
    Abstract: A delayed peak detector detects a peak level of an input signal IN at timing lagged behind a peak detector, and a peak difference detector detects a peak difference PLD between a delayed peak level DPL and a peak level PL. A reset portion outputs a reset signal BRS for a bottom detector when a level difference between the peak level PL and a bottom level BL exceeds a predetermined value comparable with the amplitude of the input signal IN and the peak difference PLD exceeds an allowable peak difference PLM. It is thus possible to replace the bottom level BL outputted from the bottom detector with a bottom level based on a latest input signal IN.
    Type: Grant
    Filed: November 18, 2005
    Date of Patent: August 4, 2009
    Assignee: Oki Semiconductor Co., Ltd.
    Inventors: Sunao Mizunaga, Tadamasa Murakami
  • Publication number: 20090167362
    Abstract: A comparator is provided. In a first period, input terminal of the pre-amplifier is coupled to a first voltage. A first terminal of the first capacitor is coupled to the second input terminal of the pre-amplifier. A second terminal of the first capacitor is coupled to the first input voltage in the first period, and is coupled to the second input voltage in the second period. The second capacitor is coupled between the output terminal of the pre-amplifier and an input terminal of the gain unit. The switch is coupled between the input terminal and an output terminal of the gain unit. An input terminal of the latch is coupled to the output terminal of the gain unit. The latch outputs a comparison result.
    Type: Application
    Filed: December 28, 2007
    Publication date: July 2, 2009
    Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
    Inventors: Szu-Kang Hsien, Yun Chiu
  • Publication number: 20090153196
    Abstract: A comparator apparatus for comparing a first and a second voltage input includes a pair of cross-coupled inverter devices, including a pull up device and a pull down device, with output nodes defined between the pull up and pull down devices. A first switching device is coupled to the first input and a second switching device is coupled to the second input, with control circuitry configured for selective switching between a reset mode and a compare mode. In the reset mode, the first and second voltage inputs are coupled to respective output nodes so as to develop a differential signal thereacross, and the pull down devices in each inverter are isolated from the pull up devices. In the compare mode, the voltage inputs are isolated from the output nodes, and the pull down devices in each inverter are coupled to the pull up devices to latch the output nodes.
    Type: Application
    Filed: January 23, 2009
    Publication date: June 18, 2009
    Applicant: International Business Machines Corporation
    Inventors: Fadi H. Gebara, Jeremy D. Schaub
  • Publication number: 20090134914
    Abstract: A low offset comparator includes a preamplifier and a latch. The preamplifier includes a first output offset storage stage, a cascade of input offset storage stages and a second output offset storage stage. The first output offset storage stage receives an input voltage. The cascade of input offset storage stages is connected to follow the first output offset storage stage. The second output offset storage stage is connected to follow the input offset storage stages. The latch is connected to follow the preamplifier. The low offset comparator is characterized in that the cascade of input offset storage stages, the second output offset storage stage and the first output offset storage stage are configured to sequentially leave an offset cancellation mode, and the input offset storage stages, when leaving the offset cancellation mode, are to open their unity-gain feedback loops before disconnecting their input offset storages from a ground voltage.
    Type: Application
    Filed: November 27, 2007
    Publication date: May 28, 2009
    Applicant: HIMAX TECHNOLOGIES LIMITED
    Inventor: Chih-Haur HUANG
  • Patent number: 7501862
    Abstract: A differential comparator is provided. The comparator receiving two differential signals and generating a comparison result represented by an output signal on one of two output terminals respectively on two current paths. The comparator comprises two pairs of latch transistors respectively disposed on the two current paths and two pairs of input transistors respectively disposed on the two current paths, wherein gates of the latch transistors on one of the current paths are commonly coupled to the output terminal between the latch transistors on the other current path, gates of the input transistors on one of the current paths respectively receives an input signal of one of the differential signals and a reference signal of the other differential signal and each of the input transistors is disposed between the output terminal and one of the latch transistors on the current path thereof.
    Type: Grant
    Filed: June 22, 2007
    Date of Patent: March 10, 2009
    Assignee: Himax Technologies Limited
    Inventors: Tsung-Yi Su, Kuo-Chan Huang
  • Publication number: 20090039921
    Abstract: A voltage detecting circuit included in a battery device includes an input voltage comparing circuit that compares a first threshold value voltage or a second threshold value voltage lower than the first threshold value voltage with an input voltage to control the opening and closing of an output switching element, and a threshold value voltage setting circuit that compares a third threshold value voltage lower than the second threshold value voltage with the input voltage and, when the input voltage changes from a low voltage to a high voltage and intersects the third threshold value voltage, outputs a pulse for a predetermined period thereafter so that the second threshold value is selected in the input voltage comparing circuit. As a result, when the input voltage increases from the ground potential, the second threshold value is compared with the input voltage in the input voltage comparing circuit.
    Type: Application
    Filed: October 3, 2008
    Publication date: February 12, 2009
    Applicant: ROHM CO., LTD.
    Inventor: Masanori OHIRA
  • Patent number: 7468618
    Abstract: A microcode-initiated high speed comparator in an optical transceiver includes an initialization and control section consisting of various register sets, an analog section with comparator hardware, and an output retrieval section. The comparator hardware performs comparison on a wide-range of selectable input values, thereby avoiding the need for a dedicated comparator for each input value. The register sets are initialized by microcode with various comparison values, allowing multiplexed comparison to be much faster than it would be if the processor was controlling in real-time the multiplexed comparison. The comparison values may correspond to optimal operational parameters of the optical transceiver or may correspond to other desired comparison values. The analog section is driven by the registers and makes a comparison between the predetermined values and actual operational parameter values.
    Type: Grant
    Filed: June 30, 2005
    Date of Patent: December 23, 2008
    Assignee: Finisar Corporation
    Inventors: Gerald L. Dybsetter, Jayne C. Hahin
  • Patent number: 7446574
    Abstract: A voltage detecting circuit included in a battery device includes an input voltage comparing circuit that compares a first threshold value voltage or a second threshold value voltage lower than the first threshold value voltage with an input voltage to control the opening and closing of an output switching element, and a threshold value voltage setting circuit that compares a third threshold value voltage lower than the second threshold value voltage with the input voltage and, when the input voltage changes from a low voltage to a high voltage and intersects the third threshold value voltage, outputs a pulse for a predetermined period thereafter so that the second threshold value is selected in the input voltage comparing circuit. As a result, when the input voltage increases from the ground potential, the second threshold value is compared with the input voltage in the input voltage comparing circuit.
    Type: Grant
    Filed: February 15, 2005
    Date of Patent: November 4, 2008
    Assignees: Rohm Co., Ltd., Magna Car Top Systems GmbH
    Inventor: Masanori Ohira