Tuning Compensation Patents (Class 331/16)
-
Patent number: 7714665Abstract: An apparatus and method fore harmonic characterization and ratio correction of device mismatch between coarse and fine varactor tuning devices within a segmented unified varactor bank of an (RF) digitally controlled oscillator (DCO). The DCO is divided into an MSB bank, LSB bank and sigma-delta (SD-LSB) bank. Any ratio mismatches between MSBs and LSBs are digitally calibrated out using a DCO step-size pre-distortion scheme wherein LSB steps are adjusted to account for ratio mismatch between the MSB/LSB step sizes. A harmonic characterization technique is used to estimate the mismatches in the minimal size CMOS tuning varactors of a digitally controlled RF oscillator (DCO), wherein nominal ratio mismatch between the MSB and LSB devices is estimated using hybrid stochastic gradient DCO gain estimation algorithms. The nominal ratio mismatch and the mismatches in MSB and LSB banks are used to determine average MSB/LSB mismatch which is then used to correct the LSB steps.Type: GrantFiled: December 29, 2006Date of Patent: May 11, 2010Assignee: Texas Instruments IncorporatedInventors: Khurram Waheed, Robert B. Staszewski
-
Patent number: 7714667Abstract: The present invention implements an apparatus for calibrating a phase locked loop (PLL) circuit. The apparatus includes a detector for detecting frequencies of a reference signal and a controlled oscillator contained in the PLL circuit. The detector outputs the frequency difference to a control circuit. The control circuit is programmed to adjust one or more control signals to the controlled oscillator based upon the frequency difference in an orderly fashion to complete the calibration process.Type: GrantFiled: November 2, 2007Date of Patent: May 11, 2010Assignee: Agere Systems Inc.Inventors: Xingdong Dai, Yasser Ahmed, Christopher J. Abel, Shawn Michael Logan
-
Patent number: 7715490Abstract: A novel sigma delta amplitude modulator having a noise transfer function adapted to shift quantization noise outside at least one frequency band of interest. In one embodiment, the sigma delta amplitude modulator includes a programmable order low pass stage. In a second embodiment, the sigma delta amplitude modulator incorporates comb filtering wherein each comb filter comprises a plurality of fingers to permit greater programmability in the frequency location of notches. A polar transmitter incorporating the sigma delta amplitude modulator is presented that shapes the spectral emissions of the digitally-controlled power amplifier such that they are significantly and sufficiently attenuated in one or more desired frequency bands.Type: GrantFiled: March 8, 2006Date of Patent: May 11, 2010Assignee: Texas Instruments IncorporatedInventor: Sameh S. Rezeq
-
Patent number: 7714666Abstract: A phase locked loop frequency synthesizer including a phase locked loop, a frequency regenerator and a modulation processor, resistant to distortion induced by the frequency regenerator and conforming to transmission specifications. The phase locked loop comprises a detector generating a phase detection signal based on phase difference between a reference signal and a feedback signal, a loop filter, a voltage control oscillator generating a first output modulation signal and a frequency dividing unit varying a division factor based on a processed input modulation signal and dividing the frequency of the first output modulation signal by a division factor to generate the feedback signal. The frequency regenerator generates a second output modulation signal with a frequency range not overlapping an output frequency range of the voltage control oscillator.Type: GrantFiled: May 8, 2007Date of Patent: May 11, 2010Assignee: Mediatek Inc.Inventors: Ling-Wei Ke, Tai Yuan Yu, Hsin-Hung Chen
-
Patent number: 7714669Abstract: The present disclosure relates to circuits and methods for accelerating a new frequency lock-in process of a digital phase-locked loop.Type: GrantFiled: June 16, 2008Date of Patent: May 11, 2010Assignee: Infineon Technologies AGInventors: Edmund Gotz, Klaus Peter Meiser
-
Patent number: 7714668Abstract: In a PLL circuit including a VCO having a plurality of oscillation frequency bands, a TDC circuit calculates a phase difference between a predetermined reference signal from a fixed frequency divider and a PLL frequency-divided signal from a variable frequency divider. The TDC circuit detects the amount of time by which the phase of the PLL frequency-divided signal leads or lags with respect to that of the reference signal in one cycle of the reference signal, thereby detecting which of the signals has a higher frequency and which has a lower frequency. Therefore, for each oscillation frequency band, the frequency comparison is completed in one cycle of the reference signal, allowing an oscillation frequency band selection circuit to detect an optimum oscillation frequency band corresponding to a predetermined PLL output frequency in a short time.Type: GrantFiled: August 20, 2008Date of Patent: May 11, 2010Assignee: Panasonic CorporationInventors: Seiichiro Yoshida, Akihiro Sawada
-
Patent number: 7710207Abstract: A voltage controlled oscillator (VCO) with improved frequency characteristics is provided. The VCO includes a converting circuit supplied between a bias voltage and a ground voltage for converting the control voltage into a control current, a replica bias circuit coupled to the converting circuit for providing a swing voltage, and a ring oscillating circuit coupled to the replica bias circuit having at least two delay units coupled in series for successively delaying an input signal as the oscillating signal after a period of delay time.Type: GrantFiled: November 7, 2006Date of Patent: May 4, 2010Assignee: VIA Technologies Inc.Inventor: Ching-Yen Wu
-
Publication number: 20100102888Abstract: An embodiment of the present invention is a technique for timing recovery. A frequency acquisition loop locks a voltage controlled oscillator (VCO) clock of a multi-band VCO to a reference clock. The frequency acquisition loop generates first and second feedback clocks from the VCO clock. A data lock phase loop generates a driving signal corresponding to a phase error signal from interleaved partial response signal (PRS) samples based on the second feedback clock. The driving signal controls the multi-band VCO in a data phase lock mode. A lock detect controller detects a frequency lock condition in a frequency lock mode and a data lock condition in the data phase lock mode based on the first feedback clock and the reference clock.Type: ApplicationFiled: October 28, 2008Publication date: April 29, 2010Applicant: MENARA NETWORKSInventors: Jomo K. Edwards, Christopher A. Gill, Devin K. Ng, Harry H. Tan, Salam Elahmadi, Matthias Bussman
-
Patent number: 7701297Abstract: A frequency synthesizer is described illustrating a method for modulation having improved frequency shape for spread spectrum modulation. In particular, the a standard curve is generated, wherein the standard curve modulates an input signal to generate a spread spectrum of frequencies with reduced amplitude and spreading of bandwidth. The standard curve is sampled at a sampling frequency. The length of the standard curve is adjusted such that critical points of the standard curve are captured.Type: GrantFiled: October 30, 2006Date of Patent: April 20, 2010Assignee: Cypress Semiconductor CorporationInventor: Shuliang Li
-
Patent number: 7701298Abstract: A frequency locking structure applied to phase-locked loops (PLL) utilizes a common factor to reduce the difference between an output signal of oscillation and an input signal of reference for the jitter reduction of the input signal of reference. Moreover, a count value of clock signal is an input of a greatest-common-factor calculator to acquire an adaptive value and a feedback adaptive value for the common factor of a divider. Such a frequency locking structure both prevents the PLL from being in error about outputting frequency and dynamically adjusts the common factors for different purposes.Type: GrantFiled: August 19, 2008Date of Patent: April 20, 2010Assignee: Megawin Technology Co., Ltd.Inventors: Jyh-Hwang Wang, Wang-Tiao Huang
-
Patent number: 7692499Abstract: A system and method for generating a highly stable holdover clock utilizing an integrated circuit and an external OCXO is presented. The integrated circuit comprises an input reference clock receiver, a phase and frequency detector that generates an error signal between the input reference clock signal and a feedback clock signal, a data storage block that stores model parameters to predict frequency variations of the OCXO, an adaptive filtering module that includes a digital loop filter and algorithms for updating the model parameters and predicting frequency variations based on the model, a switch that enables the system to operate in normal or holdover mode, a digitally controlled oscillator, and a feedback divider.Type: GrantFiled: December 31, 2007Date of Patent: April 6, 2010Assignee: Integrated Device Technology, Inc.Inventors: Xin Liu, Liang Zhang, Yong Wang
-
Patent number: 7692497Abstract: The present invention provides a method and mechanism for adapting a single phase-locked loop (PLL) for a wider range of frequencies than has been possible with prior art solutions. An analog comparator circuit that senses the output of a charge pump and provides a signal to a digital control circuit to choose a suitable load circuit for the PLL voltage controlled oscillator (VCO). The analog comparator with the digital control circuit changes the VCO loads to select the best VCO range to achieve the incoming signal frequency lock. A single PLL with the VCO load selection method disclosed, with use of built-in hysteresis, in addition to the phase and frequency feedback of the prior art, allows multiple overlapping frequency ranges to be covered in a stable fashion. This enables frequency locking of the PLL over a wide range of frequencies with a small die size and low power consumption.Type: GrantFiled: February 12, 2007Date of Patent: April 6, 2010Assignee: Analogix Semiconductor, Inc.Inventors: Jianbin Hao, Ning Zhu, Yanjing Ke
-
Publication number: 20100081405Abstract: Techniques involving the generation of signals at particular frequencies are disclosed. For instance, an apparatus may include an oscillator module, a synthesizer module, and a control module. The oscillator module produces an oscillator signal having a first frequency. From the oscillator signal, the synthesizer module produces an output signal having a second frequency. A frequency multiplier corresponds to the first and second frequencies. The control module selects the first frequency and the frequency multiplier such that a difference between the second frequency and a nearest integer multiple of the first frequency is greater than a predetermined threshold. As a result, reductions in spurious outputs may be achieved.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Colin Leslie Perry, Alan John Martin, Richard Jeremy Salt
-
Patent number: 7688149Abstract: A Phase Locked Loop (PLL) is provided for improving acquisition performance in an acquisition state, while preventing performance degradation in a steady state under a low SNR environment, during phase detection, a phase detecting method for the PLL, and a receiver using the same. The PLL determines a period to which an input signal belongs according to the input signal and a feedback signal, outputs an error signal corresponding to the input signal by using a formula (or algorithm) set for the determined period, oscillates a predetermined frequency signal according to the error signal, and feeds back the oscillated signal.Type: GrantFiled: June 16, 2006Date of Patent: March 30, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Jin Roh, Su-Jin Yoon, Min-Goo Kim
-
Publication number: 20100073093Abstract: Preferred embodiments of the present invention provide systems and methods that automatically correct the desired on-time of switching elements as the resonant frequency changes, so as to maintain the correct proportional value.Type: ApplicationFiled: November 30, 2009Publication date: March 25, 2010Applicant: AMERITHERM, INC.Inventor: Ian Alan PAULL
-
Patent number: 7683723Abstract: A PLL circuit equipped with a loop gain detecting circuit that can suppress the change of the loop gain. When detecting the loop gain, the frequency of the input signal to the second input (IN-2) of the phase detector is first changed, and the response corresponding to the change is detected by the output of the voltage locked oscillator. The detection is performed by connecting the output of the voltage locked oscillator with the counter and connecting the output of the counter with the integrator. The phase locked loop characteristics are optimized by performing feedback for the detection result on the value of the charge pump current.Type: GrantFiled: October 2, 2007Date of Patent: March 23, 2010Assignee: Renesas Technology Corp.Inventors: Yukinori Akamine, Manabu Kawabe, Satoshi Tanaka, Yasuo Shima, Ryoichi Takano
-
Patent number: 7683721Abstract: The present invention relates to a phase locked loop arrangement having an oscillator circuit (240) controlled in response to an output signal of a phase or frequency detection circuit (210), wherein change control (130) are provided for generating a blocking signal in response to the outputs of a first timer (110) to which a predetermined threshold frequency is supplied and a second timer (112) to which an output frequency of the oscillator circuit (240) is supplied. Based on the blocking signal, blocking (260) suppress supply of the output signal to said oscillator circuit (240). Thereby, the output frequency of the PLL arrangement can be prevented from changing beyond the frequency threshold, while only one PLL circuit is required.Type: GrantFiled: December 29, 2004Date of Patent: March 23, 2010Assignee: NXP B.V.Inventors: Johannes Petrus Maria Van Lammeren, Jozef Jacobus Agnes Maria Verlinden, Edwin Jan Schapendonk
-
Patent number: 7683685Abstract: An apparatus for implementing a digital phase-locked loop includes a voltage-controlled oscillator that generates a primary clock signal in response to a VCO control voltage. Detection means generates counter control signals, including count up signals and count down signals, to indicate a current relationship between the primary clock signal and a reference signal. An up/down counter then either increments or decrements a counter value in response to corresponding counter control signals. The counter value is then converted by a digital-to-analog converter into the VCO control voltage for adjusting the frequency of the primary clock signal generated by the voltage-controlled oscillator. In alternate embodiments, the foregoing up/down counter may be utilized to adjust the frequency of the voltage-controlled oscillator in proportion to the counter value by utilizing appropriate techniques other than generating a VCO control voltage with a digital-to-analog converter.Type: GrantFiled: February 5, 2008Date of Patent: March 23, 2010Assignees: Sony Corporation, Sony Electronics Inc.Inventor: Bernard J. Griffiths
-
Patent number: 7683722Abstract: Aspects of a method and system for signal generation via a PLL with a DDFS feedback path are provided. In this regard, a phase difference between a reference signal and a feedback signal may be utilized to control a VCO, wherein the feedback signal is generated by a DDFS. Voltage, current and/or power levels of the generated feedback signal may be limited to a determined range of values. Moreover, the feedback signal may be based on an output of the VCO and a digital control word input to the DDFS. The digital control word may be programmatically controlled by, for example, a processor. Additionally, the control word may be determined based on a desired frequency of the generated feedback signal and a desired output frequency of the VCO. Accordingly, the DDFS may be clocked by the output of the VCO, or by a divided down version of the VCO output.Type: GrantFiled: September 28, 2007Date of Patent: March 23, 2010Assignee: Broadcom CorporationInventor: Ahmadreza Rofougaran
-
Patent number: 7679454Abstract: A phase-locked loop (PLL) including a digital PFD, a digital loop filter, a decision circuit, a fractional-N PLL, and a frequency divider is provided. The digital PFD generates a first detection signal according to the phase error or frequency difference between an input signal and a feedback signal. The digital loop filter generates a first control signal according to the first detection signal. The decision circuit generates a divisor value according to the first control signal. The fractional-N PLL generates an oscillation signal according to the divisor value and a reference signal. The frequency divider divides the oscillation signal to produce the feedback signal. The fractional-N PLL includes a fractional-N frequency divider for generating a frequency-divided signal for use in tracking the reference signal according to the divisor value by employing phase swallow means.Type: GrantFiled: October 18, 2007Date of Patent: March 16, 2010Assignee: Realtek Semiconductor Corp.Inventors: Chi-Kung Kuan, Yu-Pin Chou, Yi-Teng Chen
-
Patent number: 7679457Abstract: Provided is an oscillating apparatus that includes a plurality of variable frequency oscillators, each of which is provided in correspondence with a different oscillating band from one another; and a selection section that selects an oscillating signal that is from a variable frequency oscillator provided in correspondence with a designated oscillating band, from among the plurality of variable frequency oscillators, and outputs the selected oscillating signal, where the selection section includes a plurality of selectors connected in a tree structure, each selector outputting a selected one of inputted two or more oscillating signals, and each of the plurality of variable frequency oscillators is connected to a selector positioned at an end of the tree structure of the plurality of selectors.Type: GrantFiled: October 8, 2007Date of Patent: March 16, 2010Assignee: Advantest CorporationInventors: Hiroyuki Satoh, Haruki Nagami
-
Patent number: 7675379Abstract: Linear wideband phase modulation system. Apparatus is provided for linear phase modulation utilizing a phase-locked loop. The apparatus includes a limiting circuit that restricts a range of a modulation signal that is coupled to a voltage controlled oscillator (VCO) associated with the phase-locked loop, and a linearizing circuit that reshapes the modulation signal to improve linearity.Type: GrantFiled: March 6, 2006Date of Patent: March 9, 2010Assignee: Quintics HoldingsInventor: John B. Groe
-
Patent number: 7675369Abstract: A method for controlling a frequency output of a phase locked loop (PLL) is provided. The method includes providing digital control words to the PLL to discretely change at least one dividing factor within the PLL. The method further includes applying a time-varying control voltage to a voltage controlled oscillator. The method still further includes applying an output of the voltage controlled oscillator to the PLL as a reference frequency. The method further includes outputting a signal from the PLL, the signal varied in frequency based on one or more of the time-varying control voltage and the at least one dividing factor.Type: GrantFiled: June 12, 2006Date of Patent: March 9, 2010Assignee: Honeywell International Inc.Inventor: Glen B. Backes
-
Patent number: 7671690Abstract: In one embodiment, a signal control system has a signal output and includes: 1) a phase-locked loop (PLL) having a voltage-controlled oscillator (VCO), a phase error detector, an oscillating output coupled to the signal output of the signal control system, and a programmable frequency divider coupled in a feedback path between the oscillating output and the phase error detector; 2) at least one automatic level controller (ALC), coupled to the oscillating output; and 3) a plurality of switchable integrators, including first and second switchable integrators that are respectively coupled between the phase error detector and the VCO, and in the at least one ALC. Each of the switchable integrators is switchable between a narrow bandwidth mode that provides for stable operation of the signal control system, and a wide bandwidth mode that enables fast signal transitions at the signal output.Type: GrantFiled: August 31, 2007Date of Patent: March 2, 2010Assignee: Agilent Technolgies, Inc.Inventors: Paul A. Lameiro, Michal B. Krombholz, Michael S. Foster, Jeffrey E. Nelson, Stephen T. Sparks
-
Patent number: 7667545Abstract: A lock loop circuit (216) includes a precharge circuit (304), an oscillator circuit (306), and a calibration circuit (309). The calibration circuit includes at least one register (362). The precharge circuit provides a precharge signal (347). The oscillator circuit provides an output frequency signal (228) in response to a steering signal (334) that is based on the precharge signal. The calibration circuit, prior to the lock loop circuit entering a disabled mode of operation, determines a calibration value (368) for the precharge circuit based on the precharge signal and the steering signal. The calibration circuit stores the calibration value as a digital calibration value (370) in the register.Type: GrantFiled: March 4, 2008Date of Patent: February 23, 2010Assignee: Freescale Semiconductor, Inc.Inventors: David M. Schlueter, Michael C. Doll
-
Patent number: 7667547Abstract: Certain embodiments of the present invention provide a loosely-coupled oscillator including a circuit and an electronic device that are not physically connected. The electronic device may include an amplifier for amplifying a signal to produce an output signal and include a wire connected to an input of the amplifier. The wire can be electromagnetically coupled to the circuit that is physically disconnected from the electronic device. The output signal can be produced at an output of the amplifier without transmitting an excitation signal from the electronic device to the circuit and when the wire is electromagnetically coupled to the circuit.Type: GrantFiled: August 22, 2007Date of Patent: February 23, 2010Assignee: CardioMEMS, Inc.Inventor: Michael G. Ellis
-
Patent number: 7667550Abstract: The present invention concerns a differential oscillator device, comprising resonant electronic means, capable to provide on at least two terminals at least one oscillating signal VOUT, which comprises a generator electronic means capable to supply at least one power supply pulsed signal to said resonant electronic means in phase relation with said at least one oscillating signal VOUT. The present invention further concerns a process of supplying pulsed power to such a differential oscillator device.Type: GrantFiled: December 22, 2005Date of Patent: February 23, 2010Assignee: Universita' Degli Studi Di Roma “La Sapienza”Inventor: Fabrizio Palma
-
Patent number: 7667546Abstract: In an embodiment, an LVDS (Low Voltage Differential Signaling) receiver includes at least one LVDS input buffer, a clock generating unit, and a bias circuit. The clock generating unit includes a voltage controlled oscillator for generating a clock signal tracking a frequency of data received via the at least one LVDS input buffer based on a control voltage. The bias circuit controls current sources that supply current to at least one differential amplifier in the at least one LVDS input buffer based on the control voltage of the clock signal generating unit. Therefore, the LVDS receiver can save current consumed in LVDS input buffers by controlling the amount of current supplied to the at least one differential amplifier included in the at least one LVDS input buffers.Type: GrantFiled: June 30, 2005Date of Patent: February 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Dae-Gyu Kim
-
Patent number: 7659782Abstract: A circuit and method to reduce jitter and/or noise in a phase-locked loop (PLL). A voltage-controlled oscillator (VCO) control signal is tapped and filtered to create a low-noise, filtered VCO control signal. The filtered and unfiltered control signals are individually weighted and then combined to create a modified VCO control signal which reduces the jitter and/or the noise by reducing an effect of VCO gain on the jitter and/or the noise.Type: GrantFiled: November 13, 2006Date of Patent: February 9, 2010Assignee: Broadcom CorporationInventor: Yonghua Cong
-
Patent number: 7659787Abstract: A circuit for generating a clock of a semiconductor memory apparatus is provided. A reference voltage generator is configured to generate a reference voltage. A reference current generator is configured to generate a reference current that has a constant current value regardless of a change in temperature. An oscillator is configured to receive the reference voltage and the reference current to generate a clock that has constant frequency.Type: GrantFiled: July 18, 2007Date of Patent: February 9, 2010Assignee: Hynix Semiconductor Inc.Inventor: Sang-Kyu Lee
-
Patent number: 7659783Abstract: A phase-locked loop (PLL) to provide clock generation for high-speed memory interface is presented as the innovate PLL (IPLL). The IPLL architecture is able to tolerate external long loop delay without deteriorating jitter performance. The IPLL comprises in part a common mode feedback circuit with a current mode approach, so as to minimize the effects of mismatch in charge-pump circuit, for instance. The voltage-controlled oscillator (VCO) of the IPLL is designed using a mutually interpolating technique generating a 50% duty clock output, beneficial to high-speed double data rate applications. The IPLL further comprises loop filter voltages that are directly connected to each VCO cell of the IPLL. Conventional voltage-to-current (V-I) converter between loop filter and VCO is hence not required. A tight distribution of VCO gain curves is therefore obtained for the present invention across process corners and varied temperatures.Type: GrantFiled: July 16, 2007Date of Patent: February 9, 2010Assignee: Micrel, Inc.Inventor: Gwo-Chung Tai
-
Patent number: 7659785Abstract: A Voltage Controlled Oscillator (VCO) includes a plurality of oscillation units connected in cascade to form a chain; and a plurality of current source sections operatively connected to the oscillation units, the current source sections each being configured to control current provided to the oscillation units, wherein each of the current source sections includes: at least one fixed current source configured to perform a current control of a corresponding oscillation unit by using a fixed voltage; and at least one variable current source configured to perform a current control of the corresponding oscillation unit by using a variable voltage.Type: GrantFiled: June 27, 2007Date of Patent: February 9, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Sunwoo, Young-Don Choi
-
Patent number: 7656236Abstract: A frequency synthesizer is disclosed. According to one embodiment, the frequency synthesizer includes an input terminal and an output terminal, a loop filter, a digital phase detector, and an analog phase detector. The digital phase detector includes a first input coupled to the input terminal, a second input coupled to the output terminal, and an output coupled to the loop filter, the digital phase detector is configured to operate at a first phase comparison frequency. The analog phase detector includes a first input coupled to the input terminal, a second input coupled to the output terminal, and an output alternating current (AC) coupled to the loop filter, the analog phase detector is configured to operate at a second phase comparison frequency. The first phase comparison frequency is different from the second phase comparison frequency.Type: GrantFiled: May 15, 2007Date of Patent: February 2, 2010Assignee: Teledyne Wireless, LLCInventor: Anthony David Williams
-
Patent number: 7656422Abstract: A disclosed device for generating a pulse-width modulated signal according to image data and based on a pixel clock signal includes a pixel clock generating unit configured to generate the pixel clock signal and a modulated data generating unit configured to generate the pulse-width modulated signal. The pixel clock generating unit includes a multi-phase clock signal generating unit, a comparing unit, a frequency calculation unit, a counting unit, and a pixel clock signal output unit. The modulated data generating unit includes a data converting unit, an edge time calculation unit, and a pulse-width modulated signal output unit.Type: GrantFiled: March 2, 2007Date of Patent: February 2, 2010Assignee: Ricoh Company, Ltd.Inventors: Dan Ozasa, Naruhiro Masui
-
Patent number: 7656985Abstract: A timestamp-based all digital phase locked loop is utilized for clock synchronization for Circuit Emulation Service (“CES”) over packet networks. The all digital phase locked loop at a CES receiver includes a phase detector, a loop filter, a digital oscillator and a timestamp counter. The all digital phase locked loop enables the CES receiver to synchronize a local clock at the receiver with a clock at a CES transmitter, where indications of transmitter clock signals are communicated to the receiver as timestamps. The phase detector is operable to compute an error signal indicative of differences between the timestamps and a local clock signal. The loop filter is operable to reduce jitter and noise in the error signal, and thereby produce a control signal. The digital oscillator is operable to oscillate at a frequency based at least in-part on the control signal, and thereby produce a digital oscillator output signal.Type: GrantFiled: April 12, 2006Date of Patent: February 2, 2010Assignee: Nortel Networks LimitedInventors: James Aweya, Michel Ouellette, Delfin Y. Montuno, Kent Felske
-
Patent number: 7653356Abstract: A wireless communication device is disclosed wherein isolation buffers couple to respective active circuits or stages of the device to convey test information regarding such active circuits to a test data line from which status information may be collected. The communication device operates in two modes, namely a normal operational mode wherein the isolation buffers effectively short spurious emissions from the active circuits to a ground, and a test mode wherein the isolation buffers may convey test information from a selected active circuit to the test data line. The isolation buffers prevent spurious emissions from escaping the active circuits to which they are coupled and prevent spurious emissions from traveling from active circuit to active circuit over the test data line throughout the wireless device.Type: GrantFiled: January 27, 2006Date of Patent: January 26, 2010Assignee: Silicon Laboratories Inc.Inventors: Donald A. Kerth, James Maligeorgos, Xiaochuan Guo, Augusto Manuel Marques
-
Patent number: 7653359Abstract: Various embodiments are disclosed relating to techniques to reduce spurs in wireless transceivers. In an example embodiment, a first fractional-N divide ratio for a first frequency synthesizer may be set based on a selected channel. A second fractional-N divide ratio for a second frequency synthesizer may be set to a fixed value independent of the selected channel. The second fractional-N divide ratio may be set to a value that is sufficiently distant from an integer value so as to decrease the likelihood of at least some type(s) of spurs.Type: GrantFiled: January 20, 2006Date of Patent: January 26, 2010Assignee: Broadcom CorporationInventor: Hooman Darabi
-
Patent number: 7649421Abstract: A system, apparatus and method for providing phase lock conditions detection such as a quality of phase lock and loss of lock detection. A phase locked loop (PLL) circuit may comprise an oscillator for providing an output frequency, as well as a detector for detecting the output frequency of the oscillator, comparing the output frequency with a reference signal and outputting a first and second signals as a function of the comparison. The PLL circuit may further include an amplifying circuit for receiving the first and second signals, monitoring a deviation of the first and second signals from a predetermined threshold, and generating a third signal as a function of the deviation. The PLL circuit may further comprise a comparison circuit for receiving the third signal, comparing the third signal to a window threshold, and generating a fourth signal as a function of the comparison.Type: GrantFiled: June 20, 2007Date of Patent: January 19, 2010Assignee: Harris Stratex Networks Operating CorporationInventor: Alan Victor
-
Patent number: 7649428Abstract: A method and system for generating noise in a frequency synthesizer are provided. The method includes generating a noise portion of an input signal within the frequency synthesizer and appending the noise portion to a control portion of the input signal.Type: GrantFiled: March 13, 2007Date of Patent: January 19, 2010Assignee: Pine Valley Investments, Inc.Inventor: Ajit Kumar Reddy
-
Patent number: 7646253Abstract: A frequency-locked clock generator includes a voltage-controlled oscillator (VCO), a frequency-to-current converter, a reference current source and a gain stage. The VCO generates an output signal. The frequency-to-current converter generates a converter current proportional to a frequency of the output signal. The reference current source generates a reference current. The gain stage generates a control signal based on a difference between the converter current and the reference current. The control signal is applied to the VCO to adjust the frequency of the output signal. Feedback forces the VCO to generate an output clock signal such that the corresponding current it produces (i.e., the converter current) is equal to the reference current. When in lock, the frequency of the output signal is determined by a time constant (or equivalent time constant) of the frequency-locked clock generator.Type: GrantFiled: May 19, 2006Date of Patent: January 12, 2010Assignee: Broadcom CorporationInventors: Tom W. Kwan, Ning Li
-
Patent number: 7643809Abstract: Using low impedance switches and coupling to a virtual ground, one or more capacitors are selectively switched into or out of an inductive-capacitive resonant circuit portion of an integrated circuit filter to alter the resonant frequency based on a phase difference between the resonant frequency and a reference frequency. The capacitors are sized for a sequence of total capacitances proceeding by halves or doubles between values corresponding to minimum and maximum desired frequency adjustments, allowing a binary count of pulses representative of the phase difference to address the correct combination of capacitors. An exact or ratioed replica of the inductive-capacitive resonant circuit, controlled by the same capacitance selection signal, may be used as a frequency-selective amplifier load or matching network, or to form a ladder filter.Type: GrantFiled: September 6, 2005Date of Patent: January 5, 2010Assignee: National Semiconductor CorporationInventor: Daniel R. Meacham
-
Patent number: 7639087Abstract: A phase-locked loop including a phase comparator, a charging/discharging unit, a low pass filter, a controlled oscillator, and a feedback unit is provided. The charging/discharging unit outputs a control signal according to the result of the phase comparator. The charging/discharging unit includes a compensation unit for compensating the control signal according to a compensation value. The controlled oscillator is electrically connected to the low pass filter and outputs an output signal. The controlled oscillator includes a copy unit which is electrically connected to the compensation unit to determine the compensation value according to an internal current of the controlled oscillator.Type: GrantFiled: February 5, 2007Date of Patent: December 29, 2009Assignee: Sunplus Technology Co., Ltd.Inventor: Yen-Chang Tung
-
Patent number: 7639088Abstract: Implementations feature systems and techniques for phase-locked loops (PLLs). In some aspects, implementations feature a system that has a PLL circuit including an oscillator and programmable reference frequency divider circuit or a programmable feedback frequency divider circuit. The PLL includes a control circuit to reduce a time required for a PLL settling time by programming a division value into the programmable reference frequency divider circuit and/or the programmable feedback frequency divider circuit to target the oscillator to operate outside of a system operating frequency range of the oscillator during start-up of PLL operations. The control circuit can program another division value into the programmable reference frequency divider circuit and/or the programmable feedback frequency divider circuit after stabilization of the variable oscillator.Type: GrantFiled: April 25, 2008Date of Patent: December 29, 2009Assignee: NanoAmp Mobile, Inc.Inventors: David H. Shen, Ann P. Shen, Axel Schuur
-
Patent number: 7639091Abstract: A device for generation of a reference frequency includes a component configured for generating a reference voltage, and a slaving circuit configured for slaving the reference frequency to the reference voltage.Type: GrantFiled: July 20, 2006Date of Patent: December 29, 2009Assignee: Atmel Switzerland SARLInventors: Stanislas Gibet, Abdellatif Bendraoui, Mikael Tual
-
Patent number: 7636019Abstract: A phase lock loop pre-charging system and method are described. In one embodiment, a phase lock loop pre-charge system includes a bias component for generating a pre-charge voltage, and an activation component for activating the bias component. In one exemplary implementation the pre-charge voltage is utilized to facilitate pre-charging of a phase lock loop voltage controlled oscillator. In one embodiment, the bias component includes replica bias components that track the voltage controlled oscillation control voltage over varying process, voltage and temperature characteristics. The phase lock loop pre-charging systems and methods can be utilized to reduce lock time for a circuit.Type: GrantFiled: June 2, 2006Date of Patent: December 22, 2009Assignee: Cypress Semiconductor CorporationInventors: Carel J. Lombaard, Eugene O'Sullivan, Paul Walsh
-
Patent number: 7636020Abstract: One embodiment of the present invention sets forth a technique for mitigating fractional spurs in fractional-n frequency synthesizer circuits. The technique involves advantageously modifying certain least significant bit values in the programming bits of the fractional-n frequency synthesizer circuit to avoid pathological fractional bit patterns. As a result, fractional spurs present in conventional fractional-n frequency synthesizer circuits may be attenuated, thereby improving the overall quality of the resulting out signal.Type: GrantFiled: May 13, 2008Date of Patent: December 22, 2009Assignee: Atheros Communications, Inc.Inventor: Justin Hwang
-
Publication number: 20090309664Abstract: The present disclosure relates to circuits and methods for accelerating a new frequency lock-in process of a digital phase-locked loop.Type: ApplicationFiled: June 16, 2008Publication date: December 17, 2009Applicant: Infineon Technologies AGInventors: Edmund Gotz, Klaus Peter Meiser
-
Patent number: 7633347Abstract: An apparatus and method for operating a phase-locked loop circuit are disclosed. The phase locked loop circuit includes a plurality of resistive elements and a plurality of capacitive elements that are distributed in a charge pump, a loop filter and a voltage controlled oscillator. The plurality of resistive elements have a plurality of resistances that vary in proportion to each other. The plurality of capacitive elements have a plurality of capacitive elements that vary in proportion to each other. A damping factor of the phase-locked loop circuit is maintained substantially constant by the plurality of resistive elements and the plurality of capacitive elements.Type: GrantFiled: May 30, 2007Date of Patent: December 15, 2009Assignee: 02Micro International LimitedInventors: Seeteck Tan, Meng Chu
-
Publication number: 20090302951Abstract: A digitally-controlled oscillator (DCO) of a PLL is dithered such that a DCO_OUT signal has a frequency that changes at dithered intervals. In one example, the DCO receives an undithered stream of incoming digital tuning words, and receives a dithered reference clock signal REFD, and outputs the DCO_OUT signal such that its frequency changes occur at dithered intervals. Where the PLL is employed in the local oscillator of a cellular telephone transmitter, the novel dithering of the DCO spreads digital image noise out in frequency such that less digital image noise is present at a particular frequency offset from the main local oscillator frequency. Spreading digital image noise out in frequency allows a noise specification to be met without having to increase the frequency of the PLL reference clock. By avoiding increasing the frequency of the reference clock to meet the noise specification, increases in power consumption are avoided.Type: ApplicationFiled: June 10, 2008Publication date: December 10, 2009Applicant: QUALCOMM INCORPORATEDInventor: Gary John Ballantyne
-
Patent number: 7626463Abstract: Preferred embodiments of the present invention provide systems and methods that automatically correct the desired on-time of switching elements as the resonant frequency changes, so as to maintain the correct proportional value.Type: GrantFiled: August 24, 2007Date of Patent: December 1, 2009Assignee: Ameritherm, Inc.Inventor: Ian Alan Paull