Tuning Compensation Patents (Class 331/16)
-
Publication number: 20090289724Abstract: A frequency synthesizer includes compensation variable capacitance diodes 53 and 54 in a voltage-controlled oscillator 5 in addition to a variable capacitance diode 52 whose DC bias voltage is controlled by a control voltage signal 11 generated by a low-pass filter 3. A monitor circuit 8 monitors the control voltage signal 11 and changes the level of control signals 16 and 17 when the voltage of the control voltage signal 11 goes out of a range within which the capacitance of the variable capacitance diode 52 can be easily changed. A time constant circuit 72 supplies a DC bias voltage to the compensation variable capacitance diode for smoothing out the level change of the control signals 16 and 17 into a slow voltage change so that a locked state is not canceled.Type: ApplicationFiled: May 22, 2009Publication date: November 26, 2009Applicant: NEC ELECTRONICS CORPORATIONInventors: Weiliang HU, Noriaki MATSUNO
-
Patent number: 7622997Abstract: An oscillator system may include an oscillator block having a plurality of inputs and outputting a clock signal, a frequency divider block receiving the clock signal and outputting a divided clock signal, a tuning block receiving the divided clock signal and outputting a comparison signal, and a control block coupled to the tuning block. The control block may receive the comparison signal. The control block may include a configuration block for producing a plurality of outputs for the corresponding inputs of the oscillator block, and an Up/Down counter having outputs applied to the configuration block.Type: GrantFiled: June 28, 2007Date of Patent: November 24, 2009Assignee: STMicroelectronics S.r.L.Inventors: Stefano Amato, Francesco Mannino, Massimiliano Picca, Mirko Scapin
-
Patent number: 7622996Abstract: Disclosed is a multi-loop PLL circuit and a related method of which, the circuit includes: a first loop for generating a first control current; a second loop for generating a second control current; a loop filter for generating a control signal according to the first control current or the second control current; a voltage control oscillator for generating a first oscillating signal or a second oscillating signal according to the control signal; a first frequency divider for generating a first feed back clock signal; a second frequency divider for generating a second feed back clock signal; and a control circuit for switching the first loop or the second loop to generate the control signal. The frequency of the second reference clock signal is higher than which of the first reference clock signal. The control circuit turns on the second loop first and then turns on the first loop.Type: GrantFiled: August 27, 2007Date of Patent: November 24, 2009Assignee: Realtek Semiconductor Corp.Inventor: Ren-Chieh Liu
-
Publication number: 20090284319Abstract: A phase-locked loop circuit. The phase-locked loop circuit comprises a phase detector, a proportional charge pump, a decimator, an integral charge pimp, and a voltage-controlled oscillator. The phase detector obtains an phase error information according to a phase difference between a reference signal and a clock signal input to the phase detector. The proportional charge pump coupled to the phase detector generates a first voltage according to the phase error information. The decimator generates a decimated version of the phase error information by a decimation factor of N. The integral charge pump generates a second voltage according to the decimated version of the phase error information. The voltage-controlled oscillator generating the clock signal according to a combination of the first and second voltages.Type: ApplicationFiled: July 29, 2009Publication date: November 19, 2009Applicant: MEDIATEK INC.Inventor: Ping-Ying Wang
-
Publication number: 20090284318Abstract: The present invention relates to a mixed mode electronic circuit that implements a PLL cell that employs an auto-range algorithm to lock to a wide range of input reference signals.Type: ApplicationFiled: September 16, 2008Publication date: November 19, 2009Applicant: MIPSABG Chipidea, Lda.Inventor: Joaquim J. Machado
-
Publication number: 20090278613Abstract: A polar transmitter includes a two-point modulation phase-locked loop (PLL) for producing an RF signal with a wide bandwidth. The PLL includes a first input for receiving a phase signal of a variable-envelope modulated signal and providing the phase signal along a first signal path to produce a first frequency modulation signal and a second input for receiving the phase signal and providing the phase signal along a second signal path to produce a second frequency modulation signal. The PLL further includes a voltage controlled oscillator (VCO) having two modulation points, one for receiving the first frequency modulation signal and the other for receiving the second frequency modulation signal. The VCO is controlled by an aggregate of the first frequency modulation signal and the second frequency modulation signal to up-convert the phase signal from an IF to an RF to produce the RF signal with a wide bandwidth.Type: ApplicationFiled: July 21, 2009Publication date: November 12, 2009Applicant: BROADCOM CORPORATIONInventors: Henrik T. Jensen, Brima B. Ibrahim
-
Patent number: 7616068Abstract: An integrated circuit radio transceiver and method therefor includes capacitive loop filter with selectable capacitive elements that are operable to adjust a signal level provided to a voltage controlled oscillator to control a frequency of an output signal of the oscillator. A plurality of switches are controlled by logic to define a discharge mode, a charge mode and charge sharing mode in which a plurality of capacitive elements share charge while generating the input voltage to the oscillator.Type: GrantFiled: March 15, 2007Date of Patent: November 10, 2009Assignee: Broadcom CorporationInventor: Seema B. Anand
-
Patent number: 7616067Abstract: A phase synchronization circuit and an electronic apparatus equipped with the phase synchronization circuit are provided. The phase synchronization circuit includes an oscillation unit, a phase comparison unit, a loop unit, a drive unit, an oscillation control signal unit, and a gain characteristic information obtaining unit. In the phase synchronization unit, a compensation signal is generated based on the gain characteristic information obtained by the gain characteristic information obtaining unit at the time of the usual phase synchronizing operation, and the drive unit is controlled by the compensation signal so that a product of the input signal-oscillation frequency conversion gain at the time of actual operation and the drive signal with which the drive unit drives the loop filter unit is constant.Type: GrantFiled: September 10, 2007Date of Patent: November 10, 2009Assignee: Sony CorporationInventors: Tomohiro Matsumoto, Yosuke Ueno
-
Patent number: 7616065Abstract: A method of generating a correction signal for a voltage controlled oscillator (VCO) includes receiving a first signal in a correction current generator, changing a state of a first error signal substantially simultaneously with a first changing state of the first signal, receiving a second signal in the correction current generator, changing a state of a second error signal substantially simultaneously with a first changing state of the second signal, changing the state of the first error signal substantially simultaneously with a second changing state of the second signal, changing the state of the second error signal substantially simultaneously with a second changing state of the first signal, combining the first error signal and the second error signal to generate the correction signal substantially equal to a difference between the first error signal and the second error signal and applying the correction signal to a loop filter coupled to a correction signal input of the VCO.Type: GrantFiled: June 15, 2006Date of Patent: November 10, 2009Assignee: Sun Microsystems, Inc.Inventor: Francisco Fernandez
-
Patent number: 7616064Abstract: A high-frequency phase locked loop synthesizer having a selectable fractional-N divider and integer divider along with a phase frequency detector implemented as a CMOS logic block.Type: GrantFiled: February 28, 2008Date of Patent: November 10, 2009Inventors: Noshir Dubash, Jeff Ogren, Raja Tupelly, Jeffrey E. Koeller, Doug Schucker
-
Patent number: 7616063Abstract: A frequency synthesizer is built using a phase locked loop incorporating a single side band mixer either in the feedback loop or in the input. The single side band mixer is preferably realized with digital logic and FETs, and the resulting frequency synthesizer simultaneously improves control over the frequency resolution, noise floor and operating frequency range.Type: GrantFiled: March 29, 2007Date of Patent: November 10, 2009Assignee: Scientific Components CorporationInventor: Doron Gamliel
-
Patent number: 7616069Abstract: Aspects of a method and system for a fast phase-locked loop (PLL) close-loop settling after an open-loop voltage controlled oscillator (VCO) calibration are provided. A fractional-N PLL synthesizer may comprise a VCO, a phase-frequency detector (PFD), a D flip-flop, a divider, a charge pump, and a loop filter. The synthesizer may disable the PFD based on a control signal indicating the start of VCO open-loop calibration. After open-loop calibration, the synthesizer may subsequently enable a PLL closed-loop settling and may enable the PFD to control the charge pump when the input reference signal phase lags a phase of a divider signal generated by the divider. The D flip-flop may enable and disable the PFD. During open-loop calibration, the loop filter may be discharged via a leakage current in the charge pump. During closed-loop settling, the loop filter may be charged by the charge pump via control of the PFD.Type: GrantFiled: December 29, 2006Date of Patent: November 10, 2009Assignee: Broadcom CorporationInventor: Dandan Li
-
Patent number: 7616066Abstract: An oscillation device includes a reference oscillation unit for generating an oscillating signal of a specific frequency; a voltage-controlled oscillation unit for generating a output oscillation signal whose frequency is dependent on a control voltage; a phase comparing unit for detecting a phase difference based on the oscillating signal and the output oscillation signal; a digital value storage unit for storing therein a phase difference signal corresponding to the phase difference as a digital value; a sample holding unit for intermittently renewing and maintaining a hold signal in accordance with the digital value; and a control unit. The control unit controls the reference oscillation unit, the phase comparing unit and the digital value storage unit to be started or stopped, and also switches the control voltage to the phase difference signal or to the hold signal.Type: GrantFiled: July 13, 2006Date of Patent: November 10, 2009Assignee: Futaba CorporationInventors: Satoru Ishii, Yasutaka Koike
-
Patent number: 7612617Abstract: A phase-locked loop (PLL) is arranged to receive high-pass data at a first input and low-pass data at a second input. A first digital input is coupled to a primary path through a digital-to-analog converter (DAC) and a second digital input is coupled to a feedback path of the PLL. The controller provides the first input and the second input during a calibration procedure. The controller adjusts first and second control inputs in an attempt to keep the input voltage to a voltage-controlled oscillator (VCO) in the PLL constant while determining the gain of the VCO in Hz/LSB.Type: GrantFiled: March 1, 2008Date of Patent: November 3, 2009Assignee: Skyworks Solutions, Inc.Inventors: Rajasekhar Pullela, Morten Damgaard, Shahrzad Tadjpour, John E. Vasa, Hoon Lee
-
Patent number: 7610163Abstract: A method performed by a quality assurance integrated circuit for a print controller, the quality assurance integrated circuit comprising a memory; a system clock for generating a clock signal; clock trim circuitry for trimming the frequency of the clock signal; and a processor. the method includes, in the processor, in response to receiving an external signal, determining the number of cycles of the clock signal during a predetermined number of cycles of the external signal or the number of cycles of the external signal during a predetermined number of cycles of the clock signal and to output the determined number of cycles to an external circuit; and in response to receiving a trim value based on the determined number of cycles from the external circuit, storing the trim value in the memory and controlling the clock trim circuitry to trim the frequency of the clock signal using the trim value.Type: GrantFiled: December 5, 2007Date of Patent: October 27, 2009Assignee: Silverbrook Research Pty LtdInventors: Gary Shipton, Simon Robert Walmsley
-
Patent number: 7609117Abstract: A phase-locked loop circuit is proposed for providing an output signal having a frequency depending on the frequency of a reference signal, the circuit including means for deriving a feedback signal from the output signal, means for providing a control signal indicative of a phase difference between the reference signal and the feedback signal, means for controlling the frequency of the output signal according to the control signal, and means for causing the circuit to enter a lock condition when the reference signal and the feedback signal have the same frequency and a pre-defined phase difference. In the circuit of an embodiment of the invention, the means for causing the circuit to enter the lock condition includes means for conditioning the control signal to have an instantaneous value substantially zero in the lock condition by means of a conditioning signal consisting of a series of pulses each one corresponding to the pre-defined phase difference.Type: GrantFiled: March 15, 2004Date of Patent: October 27, 2009Assignee: STMicroelctronics, S.r.l.Inventors: Enrico Temporiti Milani, Guido Gabriele Albasini
-
Patent number: 7609118Abstract: Phase locked loop calibration system. Apparatus is provided for calibration of a phase-locked loop. The apparatus includes logic to calibrate an integration filter of the phase-locked loop, and logic to calibrate a charge pump current of the phase-locked loop, wherein the integration filter and charge pump current are calibrated to achieve a desired phase-locked loop performance level.Type: GrantFiled: December 29, 2004Date of Patent: October 27, 2009Assignee: Sequoia CommunicationsInventors: John Groe, Carrie Lo
-
Patent number: 7605664Abstract: An all digital PLL system generates an analog oscillator signal at intermediate frequencies to achieve averaged oscillator frequencies at an extremely high frequency resolution. The PLL system includes a digitally controlled oscillator (10) with a digital control input and an analog signal output, and a feedback loop with a digital loop filter (16) for generating a digital control signal for the digitally controlled oscillator (10). The digital loop filter (16) has a first output providing an integer part (nint) of the digital control signal and a second output providing a fractional part (n??) of the digital control signal.Type: GrantFiled: January 17, 2007Date of Patent: October 20, 2009Assignee: Texas Instruments Deutschland GmbHInventors: Harald Sandner, Harald Parzhuber
-
Patent number: 7606546Abstract: A system, method and system are disclosed for using a variable frequency clock generator to synchronize an average data rate over intervals of time in a variable clock domain to make it equal to a fixed data rate in a fixed clock domain while reducing electromagnetic interference, among other things. In various embodiments, setting the data rates equal to each other minimizes storage used to transition data signals between clock domains. In one embodiment, a variable frequency clock generator includes a phase modulator configured to form a variable frequency clock. Also, the variable clock generator is configured to maintain an average frequency over specific periods of time for the range of discrete frequencies. The phase-offset controller sets an average clock having substantially no offset between a fixed data rate in the fixed clock domain and an average data rate in the variable clock domain.Type: GrantFiled: April 18, 2008Date of Patent: October 20, 2009Assignee: Nvidia CorporationInventors: Tao Liu, Mansour Keramat, Edward Wai Yeung Liu, Mehrdad Heshami, Timothy C. Kuo
-
Patent number: 7605665Abstract: An apparatus and method is disclosed to substantially reduce phase noise introduced in fractional-N phase-locked loop (PLL) through feedback modulation. A fractional frequency divider is introduced in the feedback path of the PLL to generate a true fractional division factor with finite fractional steps to increase the resolution of the PLL by a factor equal to the inverse of the finite step size in the fractional frequency divider. Increasing the resolution of the PLL reduces phase noise. The fractional frequency divider uses the true fractional division factor to divide the frequency of a single output of a multi-phased voltage controlled oscillator (VCO) by the fractional division factor to match the frequency of the divided feedback signal to frequency a reference signal.Type: GrantFiled: May 25, 2007Date of Patent: October 20, 2009Assignee: Broadcom CorporationInventors: Mark Chambers, Natarajan Ramachandran, Karapet Khanoyan, Tong Zhu
-
Patent number: 7605667Abstract: A frequency synthesizer. The frequency synthesizer comprises a harmonic locked phase/frequency detector, a low pass filter, a voltage controlled oscillator, and a frequency divider. The harmonic locked phase/frequency detector receives a reference signal and a divided signal. The low pass filter is coupled to the harmonic locked phase/frequency detector. The voltage controlled oscillator is coupled to the low pass filter and provides an output signal. The frequency divider is coupled between the voltage controlled oscillator and the harmonic locked phase/frequency detector. Frequency of the divided signal is a harmonic frequency of the reference signal.Type: GrantFiled: December 7, 2007Date of Patent: October 20, 2009Assignees: Mediatek Inc., National Taiwan UniversityInventors: Shen-Iuan Liu, Chih-Hung Lee
-
Patent number: 7605662Abstract: An oscillator controller has a phase frequency detector that compares a reference signal and a frequency-divided signal and outputs a phase difference signal; a charge pump; a loop filter that filters the phase error signal output from the charge pump and outputs an oscillation frequency controlling voltage; a voltage-controlled oscillator; a first counter that counts the number of waves of the reference signal to a desired number and outputs a first flag signal; a second counter that counts the number of waves of the frequency-divided signal to the desired number and outputs a second flag signal; a first comparator that compares the first flag signal and the second flag signal and outputs a frequency comparison signal; and a control circuit that controls the voltage-controlled oscillator, the first counter, the second counter and the frequency divider by outputting signals thereto.Type: GrantFiled: April 16, 2007Date of Patent: October 20, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kobayashi, Shouhei Kousai
-
Patent number: 7605666Abstract: A High Frequency Digital Oscillator contains a ring oscillator having an output fn, and having coarse and fine frequency adjustments, wherein the input signal f1 is the input to both the ring oscillator and the High-Frequency Digital Oscillator, which has a multiplicity of output signals including f2, f4, and f8 at one-half, one fourth, and one-eighth the frequency of fn respectively, and wherein an input gating signal causes the oscillator to start or stop, a signal fc=¼*(f4) causing a coarse frequency adjustment and a signal ?=(1/f1?1/fc) making a fine adjustment, and by stopping the new output before the rising edge of f1; and then restarting starting the new output at the rising edge of so that the output and input are synchronized.Type: GrantFiled: January 20, 2009Date of Patent: October 20, 2009Inventor: Chris Karabatsos
-
Patent number: 7605663Abstract: A method and an apparatus for stabilizing output from a Phase Lock Loop (PLL) and the PLL thereof is disclosed. The method mainly relates to enabling the control voltage of a voltage control oscillator VCO in the PLL remained unchanged by means of turning off a charge-discharge current source of a charge pump in a PLL in response to a detected reference signal lower than a default value. Furthermore, the method enables the pulse frequency output from the VCO no exceeding a default tolerant frequency range in a distance from a desired output frequency. Thus, when the reference signal resumes the original frequency, the PLL can quickly lock the phase and the frequency again.Type: GrantFiled: October 5, 2005Date of Patent: October 20, 2009Assignee: Novatek Microelectronics Corp.Inventors: Chiu-Hung Cheng, Chih-Jen Yen
-
Publication number: 20090256639Abstract: An all-digital phase-locked loop is disclosed. The all-digital phase-locked loop includes a digitally controlled oscillator, a phase detector, a loop filter, and a bandwidth modification unit. The digitally controlled oscillator is controlled by an oscillator tuning word to generate a variable signal, wherein the oscillator tuning word includes a first tuning word and a second tuning word respectively to adjust the capacitance of a first capacitor set and the capacitance of a second capacitor set. The phase detector measures a phase error between the variable signal and a reference signal. The loop filter receives the phase error to generate an initial tuning word. The bandwidth modification unit receives the initial tuning word to adjust the initial tuning word to generate the tuning word according to the available usage range of the first capacitor set and the second capacitor set.Type: ApplicationFiled: March 10, 2009Publication date: October 15, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Huan-Ke Chiu, Chun-Jen Chen
-
Patent number: 7602258Abstract: Circuits, systems, and methods for generating a variable oscillator output. The circuits generally comprise a capacitor configured to receive first and second currents of a first polarity (e.g., charging currents) and a third current of a second polarity opposite to the first polarity (e.g., a discharge current). The circuit further comprises a first circuit configured to receive a bias input, a second circuit configured to receive a coarse control input, and a third circuit configured to receive a fine control input. The first circuit is further configured to provide the first current in response to the bias input. The second circuit is further configured to provide the second current in response to the coarse control input, such that the second current generally has a magnitude of from zero to a multiple of the magnitude of the first current.Type: GrantFiled: July 31, 2007Date of Patent: October 13, 2009Assignee: Seiko Epson CorporationInventors: George Jordy, Gregory Blum
-
Patent number: 7602253Abstract: In some embodiments, a chip includes first and second sub phase lock loops (sub-PLLs) including first and second voltage controlled oscillators (VCOs) to provide first and second VCO output signals and first and second feedforward divider circuits to divide first and second frequencies of the first and second VCO output signals by first and second division factors. The chip also includes phase locked loop control circuitry to select the first and second division factors. Other embodiments are described and claimed.Type: GrantFiled: December 11, 2006Date of Patent: October 13, 2009Assignee: Silicon Image, Inc.Inventors: Jaeha Kim, Deog-Kyoon Jeong
-
Patent number: 7602255Abstract: A feedback loop, such as a phase-locked loop, on an integrated circuit has a detector, a charge pump, and a loop filter. The charge pump adjusts its output current in response to variations in a process of the integrated circuit to reduce variations in the loop bandwidth. The charge pump also adjusts its output current in response to variations in a resistance of a resistor in the loop filter to reduce variations in the loop bandwidth. The charge pump can also adjust its output current in response to variations in a temperature of the integrated circuit to reduce variations in the loop bandwidth. A delay-locked loop on an integrated circuit has a phase detector and a charge pump. The charge pump adjusts its output current in response to variations in the temperature and the process of the integrated circuit to reduce changes in the loop bandwidth.Type: GrantFiled: September 25, 2007Date of Patent: October 13, 2009Assignee: Altera CorporationInventors: Kang-Wei Lai, Ninh D. Ngo, Kazi Asaduzzaman, Mian Z. Smith, Wanli Chang, Tim Tri Hoang
-
Patent number: 7602259Abstract: A voltage-controlled oscillator has an oscillation frequency controlled through a voltage applied across ends of a variable-capacitance element. The voltage-controlled oscillator has a frequency control bias circuit which applies to a first end of the variable-capacitance element a voltage for frequency control according to a control voltage, a first current source which generates a first current according to the control voltage, a second current source which generates a second current according to temperature, independent of the control voltage, a converting resistor which converts a current, obtained by adding together the first and second currents, into a voltage, and a temperature compensation bias circuit which applies to the second end of the variable-capacitance element a voltage for temperature compensation according to the voltage produced by the converting resistor.Type: GrantFiled: November 7, 2007Date of Patent: October 13, 2009Assignee: Mitsubishi Electric CorporationInventors: Takayuki Matsuzuka, Kazuya Yamamoto
-
Patent number: 7603095Abstract: The present invention provides a way of hysteretic switching for efficiently reducing the heavy switching between two adjacent coarse intervals. The present invention disposes a number of fine intervals to cover a range which is larger than the length of one coarse interval. Each coarse interval comprises some extra fine intervals which are exceeded the boundary of the coarse intervals in one side. The heavy switching will be postponed until the extra fine intervals are used up. In the meantime, the fine calibration unit records the number of extra fine interval which be used. An extra-boundary value will be recorded in the fine calibration unit for determining an initial fine interval in another coarse interval if the heavy switching occurs. It should be noted that the extra-boundary value could be a positive or minus value corresponding to which a forward coarse interval or a backward coarse interval the reference signal drifts into.Type: GrantFiled: February 17, 2006Date of Patent: October 13, 2009Assignee: Silicon Integrated Systems Corp.Inventors: Chia-hao Yang, Chia-jung Liu
-
Patent number: 7602254Abstract: System and method for generating multiple local oscillator signals comprising a first-stage phase-locked loop (PLL) having an input to receive a first reference signal input and having an output to transmit a second reference signal, wherein the second reference signal is an integer or fractional multiple of the first reference signal; and a plurality of second-stage PLLs, each second-stage PLL having an input coupled to the output of the first-stage PLL and receiving the second reference signal, and each second-stage PLL having an output for transmitting a local oscillator signal, wherein each of the local oscillator signals is an integer multiple of the second reference signal.Type: GrantFiled: May 25, 2007Date of Patent: October 13, 2009Assignee: Infineon Technologies AGInventors: Christoph Sandner, Staffan Ek, Stefano Marsili
-
Patent number: 7603244Abstract: A calibration circuit (20, 50) and method (60) for calibrating the bias current of a VCO (10, 40) to minimize phase noise. The calibration circuit (20, 50) monitors the average voltage at the common-mode node of the VCO (10, 40) while varying the bias current over a predetermined range. The calibration circuit (20, 50) identifies the bias current associated with the minimum average common-mode voltage and utilizes this bias current for calibrating the biasing transistor of the VCO (10, 40).Type: GrantFiled: July 10, 2008Date of Patent: October 13, 2009Assignee: ZeroG Wireless, Inc.Inventors: Stanley Wang, Bendik Kleveland, Thomas H. Lee
-
Patent number: 7598815Abstract: Multiple carrier frequencies are provided from a phase locked loop, especially closely adjacent quadrature amplitude modulated subcarriers for multiplexed data communications. A quadrature voltage controlled oscillator (VCO) and cascaded frequency dividers provide feedback to a phase comparator to lock the VCO to a reference signal. In addition to frequency divider outputs for use as subcarriers, e.g., binary division factors of the VCO frequency, a quadrature mixer multiplies and adds corresponding quadrature components at two of the frequencies, to generate a differential signal at a difference frequency. The mixer may be outside of the feedback signal path but preferably is in the feedback path to suppress noise. A polyphase filter converts the mixer output to a quadrature signal useful as a subcarrier. The technique efficiently generates sequential integer multiples of a basic frequency, such as sixteen adjacent integer multiples of a frequency reference.Type: GrantFiled: October 3, 2007Date of Patent: October 6, 2009Assignee: Agere Systems Inc.Inventors: Jinghong Chen, Chunbing Guo, Fuji Yang
-
Patent number: 7598816Abstract: A phase locked loop (PLL) circuit includes circuitry for preventing an erroneous condition in charge pump operation. The PLL circuit is modified by adding delay elements for connection between the phase frequency detector and the charge pump. A digital logic circuit is also included to provide the clock signals for the loop filter wherein the clock signals have rising edges corresponding to an earlier occurring rising edge of either of the output signals from the phase-frequency detector.Type: GrantFiled: December 12, 2006Date of Patent: October 6, 2009Assignee: STMicroelectronics Pvt. Ltd.Inventors: Nitin Agarwal, Kallol Chatterjee
-
Patent number: 7592874Abstract: A phase/frequency detector has a modulo counter for outputting a counter word with a predetermined word length depending on an oscillator signal. In addition, a modulo integrator for outputting an integrator word with the predetermined word length as a function of integration of a channel word is provided. The phase/frequency detector also has a difference element for outputting a phase error word with the predetermined word length as a function of a difference between the counter word and the integrator word.Type: GrantFiled: October 26, 2007Date of Patent: September 22, 2009Assignee: Infineon Technologies AGInventors: Christian Wicpalek, Thomas Mayer, Linus Maurer, Volker Neubauer, Thomas Bauernfeind
-
Patent number: 7592878Abstract: An apparatus for generating an oscillating signal that includes a circuit to accelerate the time in which an oscillating signal reaches a defined steady-state condition from a cold start. The apparatus includes an oscillating circuit to generate an oscillating signal; a first circuit to supply a first current to the oscillating circuit; and a second circuit to supply a second current to the oscillating circuit, wherein the first and second currents are adapted to reduce the time duration for the oscillating signal to reach a defined steady-state condition. The apparatus may be useful in communication systems that use low duty cycle pulse modulation to establish one or more communications channels, whereby the apparatus begins generating an oscillating signal at approximately the beginning of the pulse and terminates the oscillating signal at approximately the end of the pulse.Type: GrantFiled: April 5, 2007Date of Patent: September 22, 2009Assignee: QUALCOMM IncorporatedInventors: Russell John Fagg, Charles E. Wheatley, III
-
Publication number: 20090231045Abstract: A frequency-locking device including a digitally-controlled oscillator (DCO) and a comparing unit is disclosed. The DCO is used for generating an output frequency signal. The comparing unit receives a Keep Alive signal or a start of a frame (SOF) from a universal serial bus (USB) and the output frequency signal, and compares the Keep Alive signal or the start of a frame (SOF) with the output frequency signal to generate a calibration signal. Then, the DCO adjusts the frequency of the output frequency signal according to the calibration signal to meet the USB specification for data communication.Type: ApplicationFiled: June 1, 2009Publication date: September 17, 2009Inventors: Chih-Ming LIAO, Chia-Chang Chen, Min-Yi Chen
-
Patent number: 7589594Abstract: An apparatus comprising a voltage controlled oscillator, a first charge pump, a second charge pump, a switch circuit and a comparator circuit. The voltage controlled oscillator may be configured to generate an output signal oscillating at a first frequency in response to a control signal. The charge pump circuit may be configured to generate a first component of the control signal in response to a first adjustment signal and a second adjustment signal. The second charge pump may be configured to generate a second component of the control signal in response to a first intermediate signal and a second intermediate signal. The switch circuit may be configured to generate the first intermediate signal and the second intermediate signal in response to the first adjustment signal and the second adjustment signal. The comparator circuit may be configured to generate the first and second adjustment signals in response to a comparison between (i) an input signal having a second frequency and (ii) the output signal.Type: GrantFiled: October 27, 2005Date of Patent: September 15, 2009Assignee: LSI CorporationInventor: Chunbo Liu
-
Patent number: 7586379Abstract: A voltage controlled oscillator has an amplifier circuit which includes an inductor and a variable capacitance element, and outputs an oscillation signal of an oscillation frequency corresponding to an oscillation frequency control voltage supplied to the variable capacitance element; and a power supply circuit which supplies an operation current to the amplifier circuit, wherein by changing the operation current outputted from the power supply circuit in a state where the oscillation frequency control voltage is fixed to a desired value, a value of the operation current at which the oscillation frequency of the oscillation signal takes a value in the vicinity of a maximum value, is extracted, and the extracted value of the operation current is set as a value of the operation current outputted from the power supply circuit.Type: GrantFiled: March 12, 2007Date of Patent: September 8, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Yutaka Shimizu
-
Publication number: 20090219099Abstract: A high-frequency phase locked loop synthesizer having a selectable fractional-N divider and integer divider along with a phase frequency detector implemented as a CMOS logic block.Type: ApplicationFiled: February 28, 2008Publication date: September 3, 2009Inventors: Noshir Dubash, Jeff Ogren, Raja Tupelly, Jeff E. Koeller, Doug Schucker
-
Patent number: 7583152Abstract: A phase-locked loop includes a phase-to-digital converter portion as well as a novel correction portion. The phase-to-digital converter (PDC) portion outputs a stream of first phase error words. The novel correction portion receives the first phase error words and generates a stream of second phase error words that is supplied to a loop filter. The PDC portion has a phase-to-digital transfer function that exhibits certain imperfections. In a first example, the correction portion determines an average difference between pairs of first phase error words, and uses this average difference to normalize the first phase error words to correct for changes in PDC portion transfer function slope due to changes in delay element propagation delay. In a second example, the correction portion corrects for gain mismatches in PDC portion transfer function. In a third example, the correction portion corrects for offset mismatches in PDC portion transfer function.Type: GrantFiled: January 4, 2008Date of Patent: September 1, 2009Assignee: QUALCOMM IncorporatedInventor: Gang Zhang
-
Patent number: 7579916Abstract: A frequency synthesizer comprising an input large step frequency source suitable for generating a large step frequency, a variable frequency source suitable for generating a small step frequency, a first phase detector, a first voltage controlled oscillator, a first mixer, a second phase detector, a second voltage controlled oscillator, a second mixer, at least two frequency divide circuits and a feedback loop is disclosed. The input large step frequency source and the variable frequency source are suitable for combining to form mixed frequency, second voltage controlled oscillator is in the feedback loop and the feedback loop is suitable for receiving the combination of the large step frequency and the variable frequency.Type: GrantFiled: June 4, 2007Date of Patent: August 25, 2009Assignee: Rockwell Collins, Inc.Inventor: Alan B. Mroch
-
Patent number: 7576615Abstract: The present invention, generally speaking, provides a VCO linearization technique applicable to advanced loop architectures. In particular, the linearization technique is applicable to a mostly-digital frequency locked loop (FLL), phase locked loop (PLL) or the like using multi-point modulation. In an exemplary embodiment, a correction table is used to form a corrected control variable that affects one modulation point only (e.g., a fast modulation path) of the multi-point modulation circuit. The other modulation point (e.g., a slow modulation path) of the multi-point modulation circuit is controlled in accordance with an error-forming circuit including a loop filter. The use of correction within the fast path enables the VCO to achieve more rapid phase changes than would otherwise be possible, an advantage in high-data-rate communications applications, for example.Type: GrantFiled: August 6, 2007Date of Patent: August 18, 2009Assignee: Panasonic CorporationInventor: Thomas E. Biedka
-
Patent number: 7576614Abstract: A phase-locked loop (PLL) is disclosed. One embodiment, among others, includes a PLL that provides a control signal and a square root module configured to receive state information, the state information corresponding to tuning information, the square root module further configured to multiply the control signal by a square root of the state information to provide a tuning signal.Type: GrantFiled: June 27, 2007Date of Patent: August 18, 2009Assignee: Skyworks Solutions, Inc.Inventors: Jeffrey Zachan, Geoff Hatcher, Edward Youssoufian
-
Patent number: 7576622Abstract: A method of generating an output of a frequency synthesizer is disclosed. The method comprises the steps of generating an output of the frequency synthesizer based upon frequency synthesizer values and a reference clock signal; receiving a command comprising a first new frequency synthesizer value; locking to a new frequency based upon the first new frequency synthesizer value; and simultaneously loading a second new frequency synthesizer value while locking to the new frequency. A circuit for generating an output of a frequency synthesizer is also disclosed.Type: GrantFiled: February 22, 2006Date of Patent: August 18, 2009Assignee: Xilinx, Inc.Inventor: Maheen A. Samad
-
Publication number: 20090201093Abstract: A phase-locked loop circuit. The phase-locked loop circuit comprises a phase detector, a proportional charge pump, a decimator, an integral charge pimp, and a voltage-controlled oscillator. The phase detector obtains an phase error information according to a phase difference between a reference signal and a clock signal input to the phase detector. The proportional charge pump coupled to the phase detector generates a first voltage according to the phase error information. The decimator generates a decimated version of the phase error information by a decimation factor of N. The integral charge pump generates a second voltage according to the decimated version of the phase error information. The voltage-controlled oscillator generating the clock signal according to a combination of the first and second voltages.Type: ApplicationFiled: February 8, 2008Publication date: August 13, 2009Applicant: MEDIATEK INC.Inventor: Ping-Ying Wang
-
Patent number: 7573348Abstract: An arrangement for determining a gradient factor for a digitally controlled oscillator has a data alignment device and an identification device. The data alignment device can be supplied a modulation signal, a phase error signal and an oscillator control word. The data alignment device is configured to output a modulation setting word based on the modulation signal, output a time interval magnitude based on the phase error signal and a reference interval, and output an oscillator modulation word based on the oscillator control word. The identification device is configured to adapt and output the gradient factor based on the modulation setting word, the time interval magnitude and the oscillator modulation word.Type: GrantFiled: August 17, 2007Date of Patent: August 11, 2009Assignee: Infineon Technologies AGInventors: Thomas Bauernfeind, Linus Maurer
-
Patent number: 7570122Abstract: Low voltage LOGEN. LOGEN is a local oscillator generator. Two separately implemented dividers allow for relatively lower power dissipation while supporting multiple modes of operation within the communication device. Each of these two or more dividers has different phase noise characteristics. These at least two separately implemented dividers also allows for the supporting of at least two modes of operational within an apparatus. In certain applications (e.g., wireless applications), there is a need for relatively low phase noise characteristics therein, and the use of these at least two separately implemented dividers allows for the appropriate implementation of the relatively higher grade dividers in those areas that can benefit more there from.Type: GrantFiled: December 22, 2007Date of Patent: August 4, 2009Assignee: Broadcom CorporationInventor: Behnam Mohammadi
-
Patent number: 7570123Abstract: A frequency synthesizer according to the present invention digitally controls an analog oscillator to generate an analog output signal at a desired frequency. A digitizing circuit converts a feedback signal derived from the oscillator output signal to a digitized multi-phase feedback signal. A comparator compares the digitized multi-phase feedback signal to a reference signal generated by the reference signal generator to generate an error signal indicative of the phase error in the output signal. A control circuit generates a control signal based on the error signal to control the frequency of the oscillator output signal.Type: GrantFiled: December 27, 2006Date of Patent: August 4, 2009Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Paul Wilkinson Dent, Nikolaus Klemmer
-
Patent number: 7570043Abstract: An integrated circuit, a phase locked loop, a voltage tune probe and a method of screening an integrated circuit employing a phase locked loop thereof. In one embodiment, the integrated circuit includes: (1) an input/output port configured to provide an external interface lead for the integrated circuit, (2) a phase locked loop having a voltage tune line coupled to a voltage controlled oscillator and (3) a voltage tune probe having a first switch coupled to a second switch and a capacitor coupled therebetween. The first switch is coupled to the voltage tune line and the second switch is coupled to the input/output port. The switches provide a bidirectional connection between the external interface lead and the voltage tune line.Type: GrantFiled: December 29, 2006Date of Patent: August 4, 2009Assignee: Texas Instruments IncorporatedInventor: Stanley J. Goldman