Differential Encoder And/or Decoder (e.g., Delta Modulation, Differential Pulse Code Modulation) Patents (Class 341/143)
  • Patent number: 11146216
    Abstract: A filter includes M filter circuits. The M filter circuits are sequentially cascaded from an input terminal to an output terminal, in order to generate an output signal according to an input signal, in which M is a positive integer greater than or equal to 2. The M filter circuits include at least one first filter circuit and at least one second filter circuit. Each of the at least one first filter circuit is set to be an active filter circuit, and each of the at least one second filter circuit is set to be a passive filter circuit.
    Type: Grant
    Filed: February 11, 2020
    Date of Patent: October 12, 2021
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventors: Wei-Chen Lin, Hsuan-Yi Su, Chih-Lung Chen
  • Patent number: 11139820
    Abstract: A system includes an analog-to-digital converter (ADC) and a digital modulator coupled to the ADC, wherein the digital modulator comprises an output for providing a digital signal, wherein the digital modulator comprises a main signal path and a feedback path, and wherein the feedback path comprises a first digital gain stage having a first adjustable gain range.
    Type: Grant
    Filed: July 17, 2020
    Date of Patent: October 5, 2021
    Assignee: INFINEON TECHNOLOGIES AG
    Inventors: Dietmar Straeussnigg, Florian Brame, David Andrew Russell
  • Patent number: 11133961
    Abstract: The present disclosure discloses a communication apparatus including a receiver circuit and a transmitter circuit having a signal processing circuit and a DAC circuit having a primary conversion circuit and a first hybrid conversion circuit. The primary conversion circuit converts and transmits a transmission signal from the signal processing circuit to a signal transmission path. The first hybrid conversion circuit converts the transmission signal to a first receiver resistor to generate a voltage drop. The receiver circuit receives a first actual receiving signal through the signal transmission path and the first receiver resistor. The primary conversion circuit operates according to a first current including a first and a second part currents and the first hybrid conversion circuit operates according to a second current. The first part current does not change according to a resistive change. The second part current and the second current change according to the resistive change.
    Type: Grant
    Filed: January 13, 2021
    Date of Patent: September 28, 2021
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventors: Chien-Ming Wu, Chung-Ming Tseng
  • Patent number: 11133819
    Abstract: An analog-to-digital converter comprises a sigma-delta modulator; and an ADC filter configured to store a plurality of partial sums as respective entries in a plurality of lookup tables, retrieve at least one of the plurality of partial sums based on an output of the sigma-delta modulator, and calculate a filter output by adding retrieved ones of the plurality of partial sums together.
    Type: Grant
    Filed: August 8, 2018
    Date of Patent: September 28, 2021
    Assignee: Sony Semiconductor Solutions Corporation
    Inventors: Ariel Ben Shem, Itai Shvartz
  • Patent number: 11133821
    Abstract: A delta-sigma modulator generates a bit stream signal from an analog signal by operating according to a modulation period including a sampling period and a filtering period and includes a digital-to-analog converter (DAC) configured to generate a charge signal according to one of a first reference voltage and a second reference voltage according to the bit stream signal during the sampling period and to output a signal generated according to the charge signal and the other of the first reference voltage and the second reference voltage; a loop filter configured to charge a sampling signal corresponding to the analog signal during the sampling period and to filter an output from the DAC and a signal generated according to the sampling signal during the filtering period; and a quantizer configured to generate the bit stream signal according to an output from the loop filter in the modulation period.
    Type: Grant
    Filed: April 30, 2020
    Date of Patent: September 28, 2021
    Assignees: Gwanak Analog CO., LTD., Seoul National University R&DB Foundation
    Inventors: Suhwan Kim, Minsung Kim, Jaehoon Jun
  • Patent number: 11128310
    Abstract: Digital to analog conversion generates an analog output corresponding to a digital input by controlling unit elements or cells using data bits of the digital input. The unit elements or cells individually make a contribution to the analog output. Due to process, voltage, and temperature variations, the unit elements or cells may have mismatches and/or errors. The mismatches and/or errors can degrade the quality of the analog output. To extract the mismatches and/or errors, a transparent dither can be used. The mismatches and/or errors can be extracted by observing the analog output, and performing a cross-correlation of the observed output with a switching bit stream of the dither. Once extracted, the unit elements or cells can be adjusted accordingly to reduce the respective mismatches and/or errors.
    Type: Grant
    Filed: May 31, 2020
    Date of Patent: September 21, 2021
    Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
    Inventors: Jialin Zhao, Hajime Shibata, Gil Engel, Yunzhi Dong
  • Patent number: 11118870
    Abstract: A system, method, and non-transitory computer readable medium that detects trajectories of unmanned aerial vehicles (UAV) approaching a protected site is described. Airborne defense agents (ADAs) located at a fixed radius from the protected and equidistant from one another detect acoustic signals emitted by an approaching UAV. Circuitry included in each ADA use the detected acoustic signals to determine a direction and a distance of each UAV. A base station having a control center (BS-CC) located in the protected site communicates with the ADAs to aggregate direction and distance data from the ADAs. Using the aggregated direction and distance data, the BS-CC predicts routes towards the protected site of the approaching UAV and alerts the protected site of the predicted route of the approaching UAV.
    Type: Grant
    Filed: April 20, 2021
    Date of Patent: September 14, 2021
    Assignee: King Abdulaziz University
    Inventor: Ahmed Barnawi
  • Patent number: 11115260
    Abstract: A signal compensation device is disclosed. The signal compensation device includes an operation circuit and a modulation circuit. The operation circuit is configured to generate a control signal according to a first data signal and a second data signal, in which the second data signal is generated according to the first data signal by a signal conversion circuit. The modulation circuit is configured to provide a loop gain according to the control signal to compensate an attenuation of the signal conversion circuit.
    Type: Grant
    Filed: November 4, 2019
    Date of Patent: September 7, 2021
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventor: Wen-Shan Wang
  • Patent number: 11115044
    Abstract: A delta-sigma modulator includes a first integrator and a comparator. The comparator's positive input couples to the first integrator's positive output, and the comparator's negative input couples to the first integrator's negative output. A first current DAC comprises a current source device, and first and second transistors. The first transistor has a first transistor control input and first and second current terminals. The first current terminal couples to the current source device, and the second current terminal couples to the first integrator positive output. The second transistor has a second transistor control input and third and fourth current terminals. The third current terminal couples to the current source device, and the fourth current terminal couples to the first integrator negative output. A first capacitive device couples to the second transistor control input and to both the second current terminal and the first integrator positive output.
    Type: Grant
    Filed: June 25, 2020
    Date of Patent: September 7, 2021
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventor: Meghna Agrawal
  • Patent number: 11115045
    Abstract: A delta sigma modulator includes a summation circuit, at least one integrator, a multi-bit quantizer and a negative feedback circuit. The summation circuit is configured to produce a difference signal between an analog input signal and an analog feedback signal. The integrator is operatively coupled to the summation circuit to integrate the difference signal. The multi-bit quantizer is operatively coupled to the integrator to digitize the integrated signal to generate an N-bit digital output signal, N being an integer greater than 1. The negative feedback circuit operatively couples the multi-bit quantizer to the summation circuit. The negative feedback circuit includes a digital-to-analog converter arrangement for receiving the N-bit digital output signal and providing the analog feedback signal such that digital values of the N-bit digital output signal and values of the analog feedback encoded by the digital values have a non-linear relationship to one another.
    Type: Grant
    Filed: October 25, 2018
    Date of Patent: September 7, 2021
    Assignee: ARIZONA BOARD OF REGENTS ON BEHALF OF THE UNIVERSITY OF ARIZONA
    Inventors: Lars R. Furenlid, Maria Ruiz-Gonzalez
  • Patent number: 11101816
    Abstract: An A/D converter includes: a sampler that includes a sampling capacitor and samples an input signal; a D/A converter that selectively outputs an analog voltage; an integrator that integrates an input from the sampler and an input from the D/A converter; Multiple switches that include a first switch independently connecting the sampler to the integrator, a second switch independently connecting the D/A converter to the integrator, a third switch, and, a fourth switch, a quantizer that quantizes an output of the integrator; a control circuit that outputs a digital value based on an output of the quantizer, and a reference potential generation circuit that provides a second reference potential to an integrator side of the sampler through the third switch and provides a first reference potential to the integrator side of the D/A converter through the fourth switch.
    Type: Grant
    Filed: November 16, 2020
    Date of Patent: August 24, 2021
    Assignee: DENSO CORPORATION
    Inventors: Kunihiko Nakamura, Tomohiro Nezuka
  • Patent number: 11101813
    Abstract: A multiple-input analog-to-digital converter device includes analog-to-digital converter circuits arranged between input nodes and output nodes. The analog-to-digital converter circuits operate over respective conversion times to provide simultaneous conversion of the analog input signals into respective conversion time signals. A time-to-digital converter circuit includes timer circuitry common to the plurality of analog-to-digital converter circuits. The timer circuitry cooperates with the analog-to-digital converter circuits to convert the conversion time signals into digital output signals at the output nodes.
    Type: Grant
    Filed: August 14, 2020
    Date of Patent: August 24, 2021
    Assignee: STMicroelectronics S.r.l.
    Inventors: Giovanni Sicurella, Manuela La Rosa
  • Patent number: 11088704
    Abstract: An analog-to-digital converter (ADC) is provided. The ADC receives an analog input signal and generates a digital code. The ADC includes a sigma-delta modulator (SDM), a decimation filter and a detection circuit. The SDM includes a loop filter, a quantizer and a digital-to-analog converter (DAC). The loop filter receives the analog input signal. The quantizer is coupled to the loop filter and quantizes an output of the loop filter to generate a digital output signal. The DAC is coupled to the quantizer and the loop filter. The decimation filter is coupled to the SDM and converts the digital output signal into the digital code. The detection circuit is coupled to the SDM and detects a node voltage of the SDM and generate a control signal. The control signal is utilized to control the loop filter, the quantizer, a feedback path of the SDM and/or a feedforward path of the SDM.
    Type: Grant
    Filed: June 9, 2020
    Date of Patent: August 10, 2021
    Assignee: REALTEK SEMICONDUCTOR CORPORATE
    Inventors: Chih-Lung Chen, Shih-Hsiung Huang
  • Patent number: 11073362
    Abstract: A system, method, and non-transitory computer readable medium that detects trajectories of unmanned aerial vehicles (UAV) approaching a protected site is described. Airborne defense agents (ADAs) located at a fixed radius from the protected and equidistant from one another detect acoustic signals emitted by an approaching UAV. Circuitry included in each ADA use the detected acoustic signals to determine a direction and a distance of each UAV. A base station having a control center (BS-CC) located in the protected site communicates with the ADAs to aggregate direction and distance data from the ADAs. Using the aggregated direction and distance data, the BS-CC predicts routes towards the protected site of the approaching UAV and alerts the protected site of the predicted route of the approaching UAV.
    Type: Grant
    Filed: August 24, 2020
    Date of Patent: July 27, 2021
    Assignee: King Abdulaziz University
    Inventor: Ahmed Barnawi
  • Patent number: 11075646
    Abstract: A delta-sigma (?-?) modulator and method for reducing nonlinear error and gain error. The ?-?modulator includes: a plurality of sampling capacitors, configured to sample an input voltage or simultaneously sample an input voltage and a reference voltage signal; an operational amplifier; a plurality of switches, configured to select to sample the input voltage and the reference voltage signal; an integrating capacitor, configured to perform integration superposition on the input voltage and the reference voltage signal sampled by the sampling capacitors; and a control assembly, configured to control, to select to sample the reference voltage signal or simultaneously sample the input voltage and the reference voltage signal within a cycle, and to perform clock control on the sampling capacitors that simultaneously sample the input voltage and the reference voltage signal within a next cycle.
    Type: Grant
    Filed: May 14, 2019
    Date of Patent: July 27, 2021
    Assignee: JIANGSU RUNIC TECHNOLOGY CO., LTD.
    Inventor: Ming Zhang
  • Patent number: 11070226
    Abstract: An A/D conversion device, which operates in one mode including at least one of a ?? mode, a cyclic mode, and a hybrid mode, includes: a first block that processes an analog input signal by a first amplifier; a second block including a second amplifier; a quantization unit that quantizes one of outputs of the first and second blocks; and a control circuit that switches the mode to perform a control corresponding to the mode.
    Type: Grant
    Filed: July 24, 2020
    Date of Patent: July 20, 2021
    Assignee: DENSO CORPORATION
    Inventors: Kunihiko Nakamura, Tomohiro Nezuka, Kazutaka Honda
  • Patent number: 11048361
    Abstract: A system for generating a control signal for a capacitive sensor includes a waveform generator configured to generate a digital waveform, a first sigma-delta modulator (SDM) configured to generate a first output corresponding to the control signal based on the digital waveform and first adjustment data and a second SDM configured to generate a second output corresponding to an offset signal based on the digital waveform and second adjustment data. The first SDM is configured to selectively adjust a phase and an amplitude of the control signal and the second SDM is configured to selectively adjust a phase and an amplitude of the offset signal.
    Type: Grant
    Filed: April 9, 2020
    Date of Patent: June 29, 2021
    Inventor: David Willis
  • Patent number: 11050435
    Abstract: Systems and methods for low power sample rate conversion are based on a noise shaping technique. A sample rate conversion circuit includes a clock synchronization circuit configured to receive an input sample sequence at a first sample rate and generate a valid sample sequence that is sampled at a second sample rate different from the first sample rate. The valid sample sequence may include valid samples from a registered sequence sampled at an oversampled rate greater than the first sample rate with invalid samples in the registered sequence being excluded from the valid sample sequence. The sample rate conversion circuit also includes a noise shaping circuit coupled to the clock synchronization circuit and configured to encode the valid sample sequence into a noise-shaped output sequence at the second sample rate by suppressing quantization noise from the valid sample sequence.
    Type: Grant
    Filed: April 24, 2020
    Date of Patent: June 29, 2021
    Assignee: SYNAPTICS INCORPORATED
    Inventor: Jens Kristian Poulsen
  • Patent number: 11048653
    Abstract: An integrated circuit microprocessor device comprises a central processing unit (CPU) and a general purpose input or output subsystem (2) having at least one external connection (4). The external connection is configured to provide an input to or output from the device depending upon an associated setting in the general purpose input or output subsystem. At least one further module on the device is configured to be able to request at least a first or a second task which may control a state of the external connection, the general purpose input or output subsystem being configured, upon receipt of conflicting requests for the first and second tasks, to apply a predetermined priority to allow only one of the tasks to be applied to the external connection.
    Type: Grant
    Filed: June 16, 2016
    Date of Patent: June 29, 2021
    Assignee: Nordic Semiconductor ASA
    Inventor: Rolf Ambühl
  • Patent number: 11043959
    Abstract: A differential output current digital-to-analog (IDAC) circuit may include a delta-sigma modulator configured to receive a digital input signal, a control circuit responsive to the delta-sigma modulator configured to perform a DAC decode operation, a plurality of DAC elements responsive to the DAC decode operation, the plurality of DAC elements configured to, in concert, generate a differential output current signal based on the digital input signal to a load coupled to a pair of output terminals of the IDAC, and a plurality of warming switches, each warming switch coupled to a respective bias transistor of a respective DAC element of the plurality of DAC elements, wherein the control circuit may further be configured to selectively control each such warming switch in order to selectively de-bias and bias a respective bias transistor of such warming switch when a respective DAC element of the respective bias transistor is output-disabled from generating the differential output current signal.
    Type: Grant
    Filed: July 29, 2020
    Date of Patent: June 22, 2021
    Assignee: Cirrus Logic, Inc.
    Inventors: John L. Melanson, Johann G. Gaboriau, Lei Zhu, Wai-Shun Shum, Xiaofan Fei, Leyi Yin
  • Patent number: 11025269
    Abstract: According to an exemplary embodiment, a capacitively coupled continuous-time delta-sigma modulator includes an instrumentation amplifier amplifying an input voltage to an output voltage of a predetermined magnitude, a delta-sigma modulator outputting a bit signal quantized depending on a sampling frequency based on the output voltage and to convert the bit signal into a digital-to-analog conversion voltage, and a ripple reduction loop unit generating a demodulation voltage, in which a ripple is removed from the output voltage, depending on an RRL operating frequency to feed the demodulation voltage back to the instrumentation amplifier. The RRL operating frequency is equal to the sampling frequency.
    Type: Grant
    Filed: May 11, 2020
    Date of Patent: June 1, 2021
    Assignee: Korea University Research and Business Foundation
    Inventors: Chulwoo Kim, Chae Kang Lim, Yo Han Choi
  • Patent number: 11025270
    Abstract: A method for differentiator-based compression of digital data includes (a) multiplying a tap-weight vector by an original data vector to generate a predicted signal, the original data vector comprising N sequential samples of an original signal, N being an integer greater than or equal to one, (b) using a subtraction module, subtracting the predicted signal from a sample of the original signal to obtain an error signal, (c) using a quantization module, quantizing the error signal to obtain a quantized error signal, and (d) updating the tap-weight vector according to changing statistical properties of the original signal.
    Type: Grant
    Filed: June 15, 2020
    Date of Patent: June 1, 2021
    Assignee: Cable Television Laboratories, Inc.
    Inventors: Mu Xu, Zhensheng Jia, Jing Wang, Luis Alberto Campos
  • Patent number: 10997960
    Abstract: An audio processing system can include an Analog to Digital Converter structured to receive an analog input signal and convert the analog input signal to a digital input signal, a first processor coupled with the Analog to Digital Converter, the first processor including at least one programmable bi-quadratic filter chain structured to receive the digital input signal from the Analog to Digital Converter and perform audio processing on the received digital input signal at a first clock rate, and a second processor coupled with the first processor and the Analog to Digital Converter and structured to receive the digital input signal from the Analog to Digital Converter and perform audio processing on the received digital input signal at a second clock rate that is different from the first clock rate.
    Type: Grant
    Filed: August 20, 2019
    Date of Patent: May 4, 2021
    Assignee: AVNERA CORPORATION
    Inventors: Amit Kumar, Thomas Irrgang, Xudong Zhao
  • Patent number: 10998917
    Abstract: A sigma-delta analog-to-digital converter (ADC) includes a feed-forward circuit, a finite-impulse-response (FIR) digital-to-analog converter (DAC), and a decimation filter. The feed-forward circuit is configured to receive an analog input signal and a feedback signal and generate a set of digital signals. Each feedback element of the FIR DAC includes a flip-flop and a reset circuit. The reset circuit is configured to receive a corresponding reset signal of a set of reset signals and output a reference output signal when the corresponding reset signal is deactivated. The reset signal of each feedback element is deactivated sequentially after each cycle of a clock signal that is received by the flip-flop associated with a corresponding reset circuit of each feedback element. The feedback signal is generated based on the reference output signal. The decimation filter is configured to generate a digital output signal based on the set of digital signals.
    Type: Grant
    Filed: July 14, 2020
    Date of Patent: May 4, 2021
    Assignee: NXP B.V.
    Inventor: Kamlesh Singh
  • Patent number: 10992310
    Abstract: A receiver is described, the receiver comprising an ABB filter stage, an ADC stage. The ABB filter stage comprises an ABB filter stage input configured to receive an analog baseband, BB, signal and an ABB filter stage output configured to provide a filtered analog BB signal. The ADC stage comprises an ADC stage input configured to receive the filtered analog BB signal and an ADC stage output configured to provide a digital BB signal. The ADC stage comprises an ADC comprising an ADC input configured to receive the filtered analog BB signal or a signal derived therefrom as an ADC input signal, and wherein the ADC is configured to perform an analog-to-digital, A/D, conversion of the ADC input signal to derive the digital BB signal.
    Type: Grant
    Filed: June 19, 2020
    Date of Patent: April 27, 2021
    Assignee: HUAWEI TECHNOLOGIES CO., LTD.
    Inventor: Kimmo Koli
  • Patent number: 10979069
    Abstract: A delta-sigma modulator includes a first combining circuit, a loop filter circuit, a quantizer circuit, a truncator circuit, a first digital-to-analog converter (DAC) circuit, and a compensation circuit. The first combining circuit generates a first analog signal by combining an analog feedback signal and an analog input signal. The loop filter circuit generates a loop-filtered signal according to the first analog signal. The quantizer circuit outputs a first digital signal that is indicative of a digital combination result of at least a truncation error compensation signal and the loop-filtered signal. The truncator circuit performs truncation upon the first digital signal to generate a second digital signal. The first DAC circuit generates the analog feedback signal according to the second digital signal. The compensation circuit generates the truncation error compensation signal according to a truncation error resulting from truncation performed upon the first digital signal.
    Type: Grant
    Filed: March 4, 2020
    Date of Patent: April 13, 2021
    Assignee: MEDIATEK INC.
    Inventors: Tien-Yu Lo, Chan-Hsiang Weng, Su-Hao Wu
  • Patent number: 10972114
    Abstract: Repetitive waveforms are processed to produce an averaged replica of the waveforms by first determining a stream of digital samples, with random time shifts of waveform starts relative to the samples. A mutual arrangement of a trigger signal and a following sample over a succession of sampling periods, enables k sections coinciding with segments [k·T/K, (k+1)·T/K]. K is determined and a distance D between the trigger signal and the following sample is calculated. Second, values of the samples are transformed so that waveforms represented by the samples, are shifted in time by D in relation to the sample positions. The mutual positions of the delayed waveforms and the sampling clock along multiple axes, exactly repeats so that values of the produced samples along the axes coincide. The discreet time delays before averaging avoid frequency component distortions in resulting replicas of the waveforms.
    Type: Grant
    Filed: April 27, 2020
    Date of Patent: April 6, 2021
    Assignee: Guzik Technical Enterprises
    Inventor: Valeriy Serebryanskiy
  • Patent number: 10972123
    Abstract: A signal processing structure and method are presented. A first digital filter operates on received sigma-delta modulated (SDM) input signals. A second pre-processing digital filter receives a SDM input signal, directly low pass filter the SDM input signal and provides an output SDM signal. The output sigma-delta modulated signal is provided as an input for said first digital filter. In standard digital systems operating with digital microphones, filtering of the microphones' output signal requires to first convert the signal into pulse code modulation (PCM), then filter and finally convert back to pulse density modulation (PDM). This approach increases the latency of the system because decimation and interpolation must be performed in order to pass from PDM to PCM. By using filters that operate directly on the oversampled PDM output of the digital microphones it is possible to reduce the latency of the system and minimize the hardware area.
    Type: Grant
    Filed: May 9, 2019
    Date of Patent: April 6, 2021
    Assignee: Dialog Semiconductor B.V.
    Inventors: Ashley Hughes, Wessel Harm Lubberhuizen
  • Patent number: 10963092
    Abstract: A channel driver circuit includes a differential module and a driver module. In some examples, the channel driver circuit also includes a sigma-delta module. The differential module receives, via a single node of a load, a channel driving signal that is provided to the load at the single node (e.g., that is based on an electrical characteristic of the load) and generates an analog error signal that is based on the channel driving signal and a reference signal. The driver module is coupled to the differential module and generates the channel driving signal based on the analog error signal or a digital error signal corresponding to the analog error signal and transmits the channel driving signal via the single node to the load. The channel driver circuit simultaneously transmits the channel driving signal to the load at the single node and senses the channel driving signal at the single node.
    Type: Grant
    Filed: April 23, 2020
    Date of Patent: March 30, 2021
    Assignee: SIGMASENSE, LLC.
    Inventors: Patrick Troy Gray, Phuong Huynh
  • Patent number: 10965311
    Abstract: Described herein is an improved apparatus for increasing the performance of a ?? modulator, which may function as an ADC. In one embodiment, the ?? modulator comprises a voltage to current converter, a capacitor connected between two outputs of the voltage to current converter to receive a differential input current, and a switch that can switch between connecting each output of the voltage to current converter to ground while disconnecting the other output of the voltage to current converter. In this embodiment, the ?? modulator has no common mode control loop, and no reference current. This results in decreased complexity, i.e., fewer components, as well as reduced noise.
    Type: Grant
    Filed: March 20, 2020
    Date of Patent: March 30, 2021
    Assignee: SiliconIntervention Inc.
    Inventor: A. Martin Mallinson
  • Patent number: 10958281
    Abstract: Embodiments may relate to a circuit for use in an analog-to-digital converter (ADC) circuit. The circuit may include a first residue amplifier stage and a second residue amplifier stage. The circuit may further include a synthesized delay stage with a digital-to-analog converter (DAC) electrically positioned between a signal input and the input of the second residue amplifier stage. The circuit may further include a resistor electrically positioned between the signal input and the input of the second residue amplifier stage. Other embodiments may be described or claimed.
    Type: Grant
    Filed: October 15, 2019
    Date of Patent: March 23, 2021
    Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
    Inventors: Shanthi Pavan Yendluri, Hajime Shibata
  • Patent number: 10958280
    Abstract: An apparatus for calibrating an analog-to-digital converter is provided. The apparatus includes a reference input generation circuit configured to subsequently generate two reference inputs for calibrating the analog-to-digital converter. The two reference inputs both represent ramp waveforms, wherein the ramp waveforms represented by the two reference inputs are different from each other. Further, the apparatus includes a coupling circuit configured to controllably couple an input node of the analog-to-digital converter to either the reference input generation circuit or to a signal node capable of providing an analog input for digitization.
    Type: Grant
    Filed: February 12, 2020
    Date of Patent: March 23, 2021
    Assignee: Intel Corporation
    Inventors: Matteo Camponeschi, Christian Lindholm
  • Patent number: 10951229
    Abstract: A digital filter and a method for filtering a pulse density modulation (PDM) signal are presented. The digital filter has a first filter circuit to receive an input signal with input values at successive time steps to provide a filtered input signal with filtered values at successive time steps. The digital filter does not require sample-rate or data format conversions. Also, the digital filter is area and power efficient when implemented in hardware. Optionally, the digital filter has a sigma-delta modulator including the quantiser, the sigma-delta modulator being used to receive the filtered input signal and to process the filtered input signal before and/or after being quantised by the quantiser. This digital filter does not require sample-rate or data format conversions. This digital filter is area and power efficient when implemented in hardware.
    Type: Grant
    Filed: April 21, 2020
    Date of Patent: March 16, 2021
    Assignee: Dialog Semiconductor B.V.
    Inventors: Ashley Hughes, Wessel Harm Lubberhuizen
  • Patent number: 10944418
    Abstract: The present invention provides an ADC for receiving at least an input signal to generate a digital output signal, wherein the ADC includes an input terminal and a plurality of output terminals, the input terminal is arranged to receive the input signal, and each of the output terminals is configured to output one bit of the digital output signal. The ADC is controlled to operate in a normal mode or a low power mode, and when the ADC operates in the normal mode, all of the output terminals are enabled to output the bits to form the digital output signal; and when the ADC operates in the low power mode, only a portion of the output terminals are enabled to output the bits to form the digital output signal.
    Type: Grant
    Filed: November 12, 2018
    Date of Patent: March 9, 2021
    Assignee: MediaTek Inc.
    Inventors: Ting-Yang Wang, Hung-Yi Hsieh, Tzu-An Wei, Tien-Yu Lo
  • Patent number: 10944420
    Abstract: A voltage-controlled ring oscillator (VCRO) and a VCRO-based sigma delta modulator having capability of enabling and disabling the VCRO cells. A VCRO includes a plurality of inverters coupled in a ring and a transition detector. The transition detector detects a transition of a first inverter and sends a control signal to enable a second inverter if the transition of the first inverter is detected. The transition detector may include a comparator configured to compare an input and an output of an inverter(s) to detect the transition of the first inverter and a latch configured to hold the control signal until it is reset.
    Type: Grant
    Filed: February 11, 2020
    Date of Patent: March 9, 2021
    Assignee: Intel Corporation
    Inventors: Jens Sauerbrey, Jacinto San Pablo Garcia, Enara Ortega, Massimo Rigo
  • Patent number: 10938399
    Abstract: A new SARADC has two low resolution SAR (Successive Approximation Register) ADCs coupled together by an amplifier to increase the overall resolution and enhance ADC conversion rate. The gain reduction of amplifier is corrected by shifting the digital binary output position. Two SAR ADC outputs are timing aligned and summed to produce final high-resolution high conversion rate ADC output.
    Type: Grant
    Filed: June 5, 2020
    Date of Patent: March 2, 2021
    Assignee: IPGREAT INCORPORATED
    Inventors: Yuan-Ju Chao, Chia-Tung Lee
  • Patent number: 10938405
    Abstract: Described herein are apparatus and methods for low speed characterization of a high-speed signal. A circuit includes a sub-sampling circuit configured to sub-sample a high-speed signal received from a device, a reconstruction loop circuit configured to reconstruct a low-speed signal from the sub-sampled high-speed signal, a low pass filter configured to filter the reconstructed low-speed signal, a discrete time low pass filter configured to mitigate skew rate requirements of the filtered low-speed signal for a digitization circuit, a continuous time low pass filter configured to smooth the skew rate mitigated low-speed signal and the digitization circuit is configured to generate a digital representation of the smoothed low-speed signal for characterization by a characterization device, and shape a noise associated with the smoothed low-speed signal outside a frequency range of interest of the smoothed low-speed signal.
    Type: Grant
    Filed: March 18, 2020
    Date of Patent: March 2, 2021
    Assignee: Ciena Corporation
    Inventors: Mohammad Honarparvar, Naim Ben-Hamida
  • Patent number: 10938407
    Abstract: A sigma-delta analog-to-digital converter (ADC) is disclosed. The sigma delta ADC has an analog input and a digital output. A sigma-delta modulator input is coupled to the analog input and a sigma-delta modulator output. A first filter having a first filter input is coupled to the sigma-delta modulator output and a first filter output. A second filter having a second filter input is coupled to the sigma-delta modulator output and a second filter output. The sigma-delta ADC operates in a first and second mode. In a first mode, the first filter output is coupled to the digital output. In a second mode, the second filter output is coupled to the digital output.
    Type: Grant
    Filed: February 23, 2020
    Date of Patent: March 2, 2021
    Assignee: NXP B.V.
    Inventor: Xavier Albinet
  • Patent number: 10924128
    Abstract: VCO ADCs consume relatively little power and require less area than other ADC architectures. However, when a VCO ADC is implemented by itself, the VCO ADC can have limited bandwidth and performance. To address these issues, the VCO ADC is implemented as a back end stage in a VCO-based continuous-time (CT) pipelined ADC, where the VCO-based CT pipelined ADC has a CT residue generation front end. Optionally, the VCO ADC back end has phase interpolation to improve its bandwidth. The pipelined architecture dramatically improves the performance of the VCO ADC back end, and the overall VCO-based CT pipelined ADC is simpler than a traditional continuous-time pipelined ADC.
    Type: Grant
    Filed: May 24, 2019
    Date of Patent: February 16, 2021
    Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
    Inventors: Hajime Shibata, Gerard E. Taylor, Wenhua W. Yang
  • Patent number: 10908558
    Abstract: A circuit device includes a time-to-digital conversion circuit, to which a first clock signal generated using a first resonator, and having a first clock frequency, and a second clock signal generated using a second resonator, and having a second clock frequency different from the first clock frequency are input, and which converts time into a digital value using the first and second clock signals, and a PLL circuit adapted to perform phase synchronization between the first and second clock signals.
    Type: Grant
    Filed: September 22, 2017
    Date of Patent: February 2, 2021
    Inventors: Takashi Kurashina, Katsuhiko Maki
  • Patent number: 10904042
    Abstract: A continuously or step variable passive noise filter for removing noise from a signal received from a DUT added by a test and measurement instrument channel. The noise filter may include, for example, a splitter splits a signal into at least a first split signal and a second split signal. A first path receives the first split signal and includes a variable attenuator and/or a variable delay line which may be set based on the channel response of the DUT which is connected. The variable attenuator and/or the variable delay line may be continuously or stepped variable, as will be discussed in more detail below. A second path is also included to receive the second split signal and a combiner combines a signal from the first path and a signal from the second path into a combined signal.
    Type: Grant
    Filed: August 29, 2018
    Date of Patent: January 26, 2021
    Assignee: Tektronix, Inc.
    Inventors: John J. Pickerd, Kan Tan, Pirooz Hojabri
  • Patent number: 10895850
    Abstract: A mixed-domain circuit has a differential pair of Digital-to-Time Converters (DTCs), one receiving a reference clock and the other receiving a feedback clock. A Time-to-Digital Converter (TDC) compares outputs from the differential pair of DTCs and generates a digital error value that controls a digital loop filter that controls a Digitally-Controlled Oscillator (DCO) that generates an output clock. A Multi-Modulus Divider (MMD) generates the feedback clock. An accumulated modulation from a delta-sigma modulator is compared to the digital error value by a Least-Mean Square (LMS) correlator to adjust supply voltage or current sources in the pair of DTCs to compensate for errors. A capacitor in each DTC has a charging time adjusted by the accumulated modulation. The DTC can be reduced to a Time-to-Voltage Converter (TVC) and the analog voltages on the capacitors input to an Analog-to-Digital Converter (ADC) to generate the digital error value.
    Type: Grant
    Filed: July 24, 2020
    Date of Patent: January 19, 2021
    Assignee: Si-Ware Systems S.A.E.
    Inventor: Ahmed Elkholy
  • Patent number: 10892770
    Abstract: Systems and methods are disclosed for a signal convertor comprising a resistor or current source coupled to a positive virtual ground node and a negative virtual ground node, wherein the resistor or current source is configured to switch from the positive virtual ground node (VGP) to the negative virtual ground node (VGN), wherein the switching of the resistor or current source results in a shaping of the low frequency noise from the resistor.
    Type: Grant
    Filed: October 30, 2019
    Date of Patent: January 12, 2021
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Tanmay Halder, Anand Kannan
  • Patent number: 10886938
    Abstract: This disclosure provides an active envelope detector to generate an output voltage based on an input radio-frequency (RF) signal. The active envelope detector includes a plurality of transistors configured to operate in a sub-threshold mode and generate an output voltage based on the input RF signal. A delta-modulation analog-to-digital converter (ADC) and a sigma-delta modulation ADC are provided. Both ADCs include an implementation of the active envelope detector to receive input RF signals.
    Type: Grant
    Filed: August 13, 2019
    Date of Patent: January 5, 2021
    Assignee: Atmosic Technologies Inc.
    Inventors: Bita Nezamfar, Justin Ann-Ping Hwang, David Kuochieh Su
  • Patent number: 10887540
    Abstract: The present disclosure relates to a solid-state imaging apparatus, a method for driving the solid-state imaging apparatus, and electronic equipment for improving the determination speed of comparators and allowing the comparators to operate faster. A differential input circuit operates on a first power supply voltage and outputs a signal when a voltage of a pixel signal is higher than a voltage of a reference signal. A voltage conversion circuit converts the output signal from the differential input circuit into a signal corresponding to a second power supply voltage. A positive feedback circuit accelerates a transition rate at which a comparison result signal of a comparison in voltage between the pixel signal and the reference signal is inverted. Multiple time code transfer sections each include a shift register that transfer a time code. The present disclosure can be applied, for example, to an imaging apparatus including A/D converters disposed in pixels.
    Type: Grant
    Filed: August 8, 2017
    Date of Patent: January 5, 2021
    Assignee: Sony Semiconductor Solutions Corporation
    Inventor: Tadayuki Taura
  • Patent number: 10879919
    Abstract: Various implementations described herein are directed to device having multiple stages. The device may include a first stage that converts an analog voltage signal in a power supply domain into a digitally coded signal. The device may include a second stage that generates a derivative of the digitally coded signal, detects an event of the analog voltage signal based on the derivative of the digitally coded signal, and derives a control signal based on the event. The device may include a third stage that injects current into or sinks current from the power supply domain that is associated with the analog voltage signal based on the control signal.
    Type: Grant
    Filed: July 26, 2019
    Date of Patent: December 29, 2020
    Assignee: Arm Limited
    Inventors: Tirdad Anthony Takeshian, Vincent Gouin, Robert Christiaan Schouten, Shidhartha Das
  • Patent number: 10873811
    Abstract: A system may include an input configured to receive a digital audio input signal having at least four and fewer than 65,000 quantization levels and sampled at at least 500 kilohertz, a low-pass filter configured to receive the digital audio input signal and perform filtering on the digital audio input signal to generate a filtered digital audio input signal having a bandwidth of between approximately 100 hertz and 10 kilohertz, a digital-to-analog converter configured to receive the filtered digital audio input signal and convert the filtered digital audio input signal into an equivalent analog audio input signal, and a driver configured to receive the equivalent analog audio input signal and drive an analog audio output signal to a transducer, wherein a group delay from the input to an output of the driver is less than 50 microseconds.
    Type: Grant
    Filed: July 23, 2020
    Date of Patent: December 22, 2020
    Assignee: Cirrus Logic, Inc.
    Inventor: John L. Melanson
  • Patent number: 10869138
    Abstract: Embodiments provide a MEMS microphone comprising a MEMS microphone unit and a modulator connected downstream the MEMS microphone unit. The modulator is configured to apply a defined phase shift to a signal to be modulated.
    Type: Grant
    Filed: May 21, 2019
    Date of Patent: December 15, 2020
    Assignee: INFINEON TECHNOLOGIES AG
    Inventors: Dietmar Straeussnigg, Bernd Cettl
  • Patent number: 10869029
    Abstract: In accordance with implementations of the subject matter described herein, a hybrid digital-analog coding scheme is proposed. In general, in accordance with implementations of the subject matter described herein, digital or analog encoding is selected at a level of chunks of a frame rather than at a level of the whole frame. Further, the encoding of a chunk is based on an expected distortion to be caused by analog transmission of the chunk over a communication channel, the distortion being estimated based on a constraint on available transmission resources over the transmission channel.
    Type: Grant
    Filed: July 20, 2017
    Date of Patent: December 15, 2020
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Cuiling Lan, Chong Luo, Feng Wu, Wenjun Zeng
  • Patent number: 10868563
    Abstract: Various embodiments of the present technology may comprise methods and apparatus for an analog-to-digital converter. Methods and apparatus for an analog-to-digital converter (ADC) may be configured as a delta-sigma type ADC and include an integrator circuit formed using two switched-capacitor (SC) circuits that share a single operational amplifier. The switched-capacitor circuits receive various control signals such that one SC circuit performs sampling while the other SC circuit simultaneously performs integration.
    Type: Grant
    Filed: June 27, 2019
    Date of Patent: December 15, 2020
    Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventor: Akinobu Onishi