Interface (e.g., Controller) Patents (Class 345/520)
-
Patent number: 8736622Abstract: A system and a corresponding method of leveraging GPU resources to enhance performance of the interact-able content browsing (ICB) service are to utilize the computation capacity of the GPU of the graphics card to share the computation load originally taken by the CPU. The raw images depicted by the browser application program executed in the server can be directly retrieved from the VRAM of the graphics card by the encoder inside the GPU to be further encoded and streamed before being forwarded directly to distant clients. Thereby, work load and bus bandwidth occupation on the CPU can be greatly reduced, the number of clients that can be served simultaneously by a single server can be increased, and the related power consumption can be substantially reduced.Type: GrantFiled: December 7, 2011Date of Patent: May 27, 2014Assignee: Ubitus IncInventors: Jung Chang Kuo, Wei Hao Peng
-
Publication number: 20140139533Abstract: A graphic processing unit (GPU) virtual apparatus, a GPU host apparatus and GPU program processing methods thereof are provided. The GPU virtual apparatus determines a priority of a GPU program, determines a processing order of the GPU program according to the priority, processes the GPU program according to the processing order, and transmits the processed GPU program to the GPU host apparatus. The GPU host apparatus receives the processed GPU program from the GPU virtual apparatus, determines a priority of the processed GPU program, determines a processing order of the processed GPU program according to the priority, further processes the processed GPU program according to the processing order, and transmits an operation result of the processed GPU program to the GPU virtual apparatus.Type: ApplicationFiled: January 22, 2013Publication date: May 22, 2014Applicant: INSTITUTE FOR INFORMATION INDUSTRYInventors: Kai-Yuan JAN, Chung-Ting KAO, Feng-Sheng WANG
-
Patent number: 8723874Abstract: Methods and apparatus are provided for efficiently and intelligently communicating characteristic information in video graphics switcher environments. An intelligent video graphics switcher obtains display device characteristic information associated with multiple display devices and maintains updated characteristic information. When an event such as a connection/disconnection or switching event occurs between the video graphics switcher and a display device, the characteristic information is communicated to an appropriate host by triggering a connection/disconnection event with the host.Type: GrantFiled: June 29, 2012Date of Patent: May 13, 2014Assignee: RGB SpectrumInventors: Don Day, David Haycock
-
Patent number: 8723873Abstract: Methods and apparatus are provided for efficiently and intelligently communicating characteristic information in video graphics switcher environments. An intelligent video graphics switcher obtains display device characteristic information associated with multiple display devices and maintains updated characteristic information. When an event such as a connection/disconnection or switching event occurs between the video graphics switcher and a display device, the characteristic information is communicated to an appropriate host by triggering a connection/disconnection event with the host.Type: GrantFiled: January 13, 2012Date of Patent: May 13, 2014Assignee: RGB SpectrumInventors: Don Day, David Haycock
-
Publication number: 20140125684Abstract: A video card includes a graphics processing unit, a video interface, and a power interface. The graphics processing unit processes video signals that are not supported by a display device and generates display signals that are supported by the display device. The video interface transmits the display signals to the display. The power interface supplies a first voltage to the display device via the video interface, so as to power on the display device to display the display signals.Type: ApplicationFiled: October 31, 2013Publication date: May 8, 2014Applicants: Hon Hai Precision Industry Co., Ltd., Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd.Inventors: CHING-CHUNG LIN, FU-SHAN CUI
-
Patent number: 8717373Abstract: An image processing apparatus and method are provided. The image processing apparatus includes: at least one image input unit, to which a plurality of input images are input according to respective frame rates; and a controller that arranges an operation time and an operation order of each of tasks for processing a corresponding image of the plurality of input images according to the respective frame rates, and performs each of the tasks according to the operation time and the operation order.Type: GrantFiled: September 4, 2009Date of Patent: May 6, 2014Assignee: Samsung Techwin Co., Ltd.Inventors: Young-ki Lee, Hyo Park, Hyun-joong Kong
-
Publication number: 20140118367Abstract: The electronic device includes a central processing unit and a graphics processing unit. The graphics processing unit is coupled to the central processing unit. The graphics processing unit includes multiple output interfaces. A power is supplied to the graphics processing unit and the output interfaces through the coupling between the output interfaces and an expanded device. Under the condition that the output interfaces are not coupled to the expanded device, the power is stopped supplying to the graphics processing unit and the output interfaces when the electronic device is under a first power supply mode. Moreover, under the condition that the output interfaces are not coupled to the expanded device, the power is supplied to the graphics processing unit and is stopped supplying to the output interfaces when the electronic device is under a second power supply mode.Type: ApplicationFiled: February 26, 2013Publication date: May 1, 2014Applicants: INVENTEC CORPORATION, INVENTEC (PUDONG) TECHNOLOGY CORPORATIONInventors: Shih-Jie Chen, Sean-Hau Chang
-
Patent number: 8711158Abstract: A mobile terminal includes a detecting unit that detects a direction of the mobile terminal turned toward a stellar body existence direction; a display processing unit that acquires an image of a specific stellar body corresponding to the detected direction of the mobile terminal and image identification information thereon from a stellar body watching engine and, when any one of a plurality of kinds of information transfer is selected, that controls to display a rendered effect screen corresponding to the selected information transfer and including the image of the specific stellar body; and a transmitting unit that transmits, when the selected information transfer is carried out in a state in which the rendered effect screen is displayed, at least the image identification information or a URL associated with the image identification information along with a content of the selected information transfer.Type: GrantFiled: February 22, 2013Date of Patent: April 29, 2014Assignee: Fujitsu LimitedInventor: Kouichirou Kasama
-
Patent number: 8711157Abstract: A switching device includes a plurality of first interfaces respectively coupled to a plurality of computers, a third interface coupled to a display module, and a switching unit coupled to the first interfaces and the third interface. The switching unit is used for selecting one of the first interfaces to be coupled to the third interface in response to a command. The display module receives a video signal from a selected one of the computers through the selected first interface and the third interface, and displays video information.Type: GrantFiled: May 17, 2011Date of Patent: April 29, 2014Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Yuan-Fa Huang, Peng-Wei Gu, Chang-Dong Xiang, Wen-Juan Ning, Yu-Zhe Geng, Jia Chen, De-Ke Ma
-
Publication number: 20140111527Abstract: A method for implementing a graphic rendering engine may be provided. In the method, rendering function information of a first graphic processing interface and a second graphic processing interface may be extracted. The first graphic processing interface and the second graphic processing interface may be encapsulated as a graphic rendering engine interface. Member functions of the graphic rendering engine interface may be defined according to the rendering function information. A rendering function corresponding to the member functions may be implemented by calling the first graphic processing interface or the second graphic processing interface with the graphic rendering engine interface.Type: ApplicationFiled: December 30, 2013Publication date: April 24, 2014Applicant: TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITEDInventors: Yuan HUANG, Feiyue HUANG, Yongjian WU, Liqian DONG
-
Publication number: 20140111526Abstract: A terminal device comprises a first image processing processor, a connection unit, and a control unit. The first image processing processor generates a first image signal from image data. The connection unit is connectable with a display apparatus which includes a second image processing processor for generating a second image signal from the image data. The control unit controls the first image processing processor and the second image processing processor. The control unit selects one of the first image processing processor and the second image processing processor. If the second image processing processor is selected, the control unit instructs the second image processing processor to perform a predetermined process, instructs the first image processing processor to generate the first image signal, and instructs the second image processing processor to generate the second image signal after the predetermined process is completed.Type: ApplicationFiled: October 23, 2013Publication date: April 24, 2014Applicant: CANON KABUSHIKI KAISHAInventor: Takashi Asaka
-
Publication number: 20140104286Abstract: Techniques are described to monitor a level of graphics processing activity and control power usage based on the level. When no graphics processing activity is detected for a period of time, then a timing controller for a display device is instructed to capture a. current image and repeatedly display the captured image. The graphics processing devices can be powered down. When graphics processing activity is detected, the graphics processing devices are powered up and the components used to capture an image and display the captured image are powered down.Type: ApplicationFiled: December 27, 2013Publication date: April 17, 2014Inventors: Seh W. KWA, Michael Calyer, Ravi Ranganathan, Narayan Biswal
-
Patent number: 8698838Abstract: Systems and methods for layering multiple graphics planes on top of a compressed video signal are disclosed herein. A processed video stream is received from a video processing path, wherein the processed video stream comprises a stream of video macroblocks. A composite graphics plane is received from a graphics processing path, wherein the composite graphics plane comprises a set of graphics macroblocks. The composite graphics plane comprises a plurality of layered graphics planes. The composite graphics plane is layered on top of the processed video stream to generate an output video stream. Layering comprises blending a video macroblock from the stream of video macroblocks with a graphics macroblock from the set of graphics macroblocks. By layering one macroblock at time, graphics overlay can occur in real time or faster than real time as the compressed input stream is received.Type: GrantFiled: September 7, 2007Date of Patent: April 15, 2014Assignee: Zenverge, Inc.Inventor: Anthony D. Masterson
-
Patent number: 8698816Abstract: Multiple graphics processors in a graphics processing system are interconnected in a unidirectional or bidirectional ring topology, allowing pixels to transferred from any one graphics processor to any other graphics processor. The system can automatically identify one or more “master” graphics processors to which one or more monitors are connected and configures the links of the ring such that one or more other graphics processors can deliver pixels to the master graphics processor, facilitating distributed rendering operations. The system can also automatically detect the connections or lack thereof between the graphics processors.Type: GrantFiled: December 28, 2010Date of Patent: April 15, 2014Assignee: NVIDIA CorporationInventor: Philip Browning Johnson
-
Publication number: 20140098114Abstract: A data processing apparatus has a compressor and an output interface. The compressor receives an input display data, and generates an output display data according to the input display data. The output interface packs the output display data into an output bitstream, and outputs the output bitstream via a display interface. The compressor adaptively adjusts a compression algorithm applied to the input display data according to at least one sensor input signal. For example, the at least one sensor input signal is generated from at least one of an ambient light sensor, a proximity sensor, a thermal sensor, an accelerometer, a gyroscope, and a receiver of a global navigation satellite system.Type: ApplicationFiled: July 30, 2013Publication date: April 10, 2014Inventors: Chi-Cheng Ju, Tsu-Ming Liu
-
Publication number: 20140098115Abstract: A data processing apparatus has a compressor and an output interface. The compressor receives an input display data, and generates an output display data according to the input display data. The output interface packs the output display data into an output bitstream, and outputs the output bitstream via a display interface. The compressor adaptively adjusts a compression algorithm applied to the input display data according to visibility of compression artifacts. By way of example, the display interface may be a display serial interface (DSI) standardized by a Mobile Industry Processor Interface (MIPI) or an embedded display port (eDP) standardized by a Video Electronics Standards Association (VESA).Type: ApplicationFiled: August 2, 2013Publication date: April 10, 2014Applicant: MEDIATEK INC.Inventors: Chi-Cheng Ju, Tsu-Ming Liu
-
Patent number: 8692763Abstract: A handheld dedicated electronic book (“eBook”) reader device and last screen rendering techniques for enhancing user experience are described. The eBook reader device detects certain screen conversion events, such as a timeout period, a scheduled event, or an event derived from user behavior. Upon detection of such events, the eBook reader device renders, as the last screen image to remain visible after the user ceases using the device, an image that conveys to the user some meaningful association with a content item. In the context of eBooks, the eBook reader device renders a representation of the book cover as the last screen image. A progress indicator may further be included to represent user progress through the content item.Type: GrantFiled: September 28, 2009Date of Patent: April 8, 2014Inventor: John T. Kim
-
Publication number: 20140092108Abstract: A decorative-protective accessory includes a display that can be controlled by a mobile computing device to which the accessory is attached. A mount attaches the accessory to the device. A display is positioned on the mount such that the display is visible to the user when the accessory is attached to the device. An inter-device interface of the accessory receives display data from the device and display control circuitry in the accessory causes the display to shows an image defined by the received display data. The inter-device interface can implement a wireless data transport protocol.Type: ApplicationFiled: May 24, 2013Publication date: April 3, 2014Inventors: Gregory D. Moon, Yashar Behzadi, Colin J. Karpfinger
-
Publication number: 20140092106Abstract: Methods and apparatus relating to clamping or reducing of dynamic capacitance for graphics logic are described. In one embodiment, utilization values for a plurality of subsystems of a graphics logic are determined and a first capacitance value is in turn determined based on (e.g., a sum of products of) the determined utilization values (e.g., and one or more capacitance weight values). A second capacitance value (e.g., corresponding to a maximum dynamic capacitance or Cdyn_max corresponding to the graphics logic) is modified based on (e.g., a comparison of the first capacitance value and a (e.g., threshold) capacitance value. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: September 29, 2012Publication date: April 3, 2014Inventors: Linda L. Hurd, Wenyin Fu
-
Publication number: 20140092107Abstract: An electronic device selectively couples a head with links in a graphics processing unit to a currently selected display port in a pair of display ports. During operation, control logic in the electronic device monitors a pair of configuration signals from the pair of display ports, where the pair of configuration signals correspond to physical connections to the pair of display ports. Then, the control logic determines a selection control signal based on the monitored pair of configuration signals, a policy setting and a default display port, where the selection control signal specifies the currently selected display port. Moreover, the control logic provides the selection control signal to a multiplexer in the electronic device. Next, the multiplexer selectively couples the head with the links in the graphics processing unit to the currently selected display port based on the selection control signal.Type: ApplicationFiled: October 23, 2012Publication date: April 3, 2014Applicant: APPLE INC.Inventors: William O. Ferry, David J. Redman, Adrian T. Sheppard, Sreeraman Anantharaman
-
Patent number: 8687008Abstract: A latency tolerant system for executing video processing operations. The system includes a host interface for implementing communication between the video processor and a host CPU, a scalar execution unit coupled to the host interface and configured to execute scalar video processing operations, and a vector execution unit coupled to the host interface and configured to execute vector video processing operations. A command FIFO is included for enabling the vector execution unit to operate on a demand driven basis by accessing the memory command FIFO. A memory interface is included for implementing communication between the video processor and a frame buffer memory. A DMA engine is built into the memory interface for implementing DMA transfers between a plurality of different memory locations and for loading the command FIFO with data and instructions for the vector execution unit.Type: GrantFiled: November 4, 2005Date of Patent: April 1, 2014Assignee: NVIDIA CorporationInventors: Ashish Karandikar, Shirish Gadre, Stephen D. Lew
-
Patent number: 8683487Abstract: Embodiments of the invention provide language support for CPU-GPU platforms. In one embodiment, code can be flexibly executed on both the CPU and GPU. CPU code can offload a kernel to the GPU. That kernel may in turn call preexisting libraries on the CPU, or make other calls into CPU functions. This allows an application to be built without requiring the entire call chain to be recompiled. Additionally, in one embodiment data may be shared seamlessly between CPU and GPU. This includes sharing objects that may have virtual functions. Embodiments thus ensure the right virtual function gets invoked on the CPU or the GPU if a virtual function is called by either the CPU or GPU.Type: GrantFiled: March 11, 2013Date of Patent: March 25, 2014Assignee: Intel CorporationInventors: Zhou Xiaocheng, Shoumeng Yan, Gao Ying, Hu Chen, Peinan Zhang, Mohan Rajagopalan, Avi Mendelson, Bratin Saha
-
Patent number: 8675006Abstract: A shared memory is provided accessible by a central processing unit and a graphics processing unit. A bus is provided via which the central processing unit, graphics processing unit and shared memory communicate. A first mechanism controls the graphics processing unit and the central processing unit routes control signals via the bus. An interface is provided between the central processing unit and the graphics processing unit, and an additional mechanism controls the graphics processing unit and the central processing unit provides control signals over the interface. This enables the GPU to continue to be used to handle large batches of graphics processing operations loosely coupled with the operations performed by the CPU, and it is also possible to employ the GPU to perform processing operations on behalf of the CPU in situations where those operations are tightly coupled with the operations performed by the CPU.Type: GrantFiled: August 11, 2009Date of Patent: March 18, 2014Assignee: ARM LimitedInventors: Simon Andrew Ford, Sean Tristram Ellis, Edward Charles Plowman
-
Patent number: 8675001Abstract: The present invention relates to a method for processing data entities by a data processing system, wherein: a first and a second set of data entities are stored in a main memory and associated with a respective first and second set of points of a domain; the first set of data entities is loaded into a local storage; one or more first calculations are performed using the first set of data entities to generate first calculated data; the second set of data entities is determined according to at least some of the first calculated data; the determined second set of data entities is loaded into the local storage; and one or more second calculations are performed using the second set of data entities resulting in second calculated data.Type: GrantFiled: May 19, 2010Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventor: Jochen Roth
-
Publication number: 20140071116Abstract: Disclosed are methods and systems for generating display pixel data so as to reduce latency when rendering a representation of a graphic on a display, such as for augmented-reality applications. The method comprises: receiving a set of display pixel coordinate-pairs at the graphics processing unit; applying a transform matrix to the set of display pixel coordinate-pairs to obtain a set of graphic pixel coordinate-pairs, the transform matrix calculated using orientation data received from an external reference; retrieving a set of graphic pixel data associated with the set of graphic pixel coordinate-pairs; and, determining a set of display pixel data based on the retrieved set of graphic pixel data.Type: ApplicationFiled: September 10, 2012Publication date: March 13, 2014Inventors: Karl-Anders Reinhold Johansson, Dan Zacharias GÄRDENFORS
-
Publication number: 20140063027Abstract: User-specified GPU kernel functions and input data sets are sent over a Web service to a remote computer equipped with a programmable GPU (Graphics Processing Unit) for execution. The Web service then returns resulting data to a client, which uses the same Web service. This is accomplished by incorporating a serialized request formed from the GPU kernel function code and input data set by using JavaScript® Object Notation (JSON) serialization. The request is then sent to the remote computer and programmable GPU, where the request is deserialized, kernel code is compiled, and input data copied to the GPU memory on the remote computer. The GPU kernel function is then executed, and output data is copied from the GPU memory on the remote computer and reserialized using JSON to form a serialized response. The serialized response is then returned to the client via the web service.Type: ApplicationFiled: September 4, 2012Publication date: March 6, 2014Inventor: MASSIMO J. BECKER
-
Publication number: 20140063028Abstract: The server based graphics processing techniques, describer herein, include loading a given instance of a guest shim layer and loading a given instance of a guest display device interface that calls back into the given instance of the guest shim layer, in response to loading the given instance of the guest shim layer, wherein the guest shim layer and the guest display device interface are executing under control of a virtual machine guest operating system. The given instance of the shim layer requests a communication channel between the given instance of the guest shim layer and a host-guest communication manager (D3D HGCM) service module from a host-guest communication manager (HGCM). In response to the request for the communication channel loading, the D3D HGCM service module is loaded and a communication channel between the given instance of the shim layer and the D3D HGCM service module is created by the HGCM.Type: ApplicationFiled: October 29, 2013Publication date: March 6, 2014Applicant: Nvidia CorporationInventor: Franck Diard
-
Publication number: 20140063029Abstract: Allocation of memory registers for shaders by a processor is described herein. For each shader, registers are allocated based on the shader's level of complexity. Simpler shader instances are restricted to a smaller number of memory registers. More complex shader instances are allotted more registers. To do so, developers' high level shading level (HLSL) language includes template classes of shaders that can later be replaced by complex or simple versions of the shader. The HLSL is converted to bytecode that can be used to rasterize pixels on a computing device.Type: ApplicationFiled: November 11, 2013Publication date: March 6, 2014Applicant: Microsoft CorporationInventors: MICHAEL V. ONEPPO, Craig Peeper, Andrew L. Bliss, John L. Rapp, Mark M. Lacey
-
Patent number: 8665279Abstract: An electrical device supporting switchable graphics function, electrically connected with a display unit, includes a first graphic chip, a second graphic chip, a peripheral, an Embedded Controller (EC) and a processing unit. Information of a present graphic chip is stored in an EC RAM of the EC, wherein the present graphic chip is one of the first graphic chip and the second graphic chip. A control unit of the EC obtains the information of the present graphic chip from the EC RAM and controls operation status of the peripheral according to the obtained information of the present graphic chip. The processing unit obtains the information of the present graphic chip from the EC RAM. The processing unit drives the present graphic chip to process an image signal and transmit the processed image signal to the display unit for display according to the obtained information of the present graphic chip.Type: GrantFiled: June 4, 2010Date of Patent: March 4, 2014Assignee: Wistron Corp.Inventors: Yung-Yen Chang, Yuan-Heng Wu
-
Patent number: 8665280Abstract: A display controller may include a display update controller that may cause a color processing operation to be initiated in response to completion of an image data transmission, or a display update operation to be initiated in response to completion of the color processing operation. The display update operation may include updating display pixels of a display matrix of an electro-optic display device. A collision detector may determine whether a waveform for updating a display state of a particular display pixel has finished. The display update controller may cause the particular display pixel to be omitted from a display update operation if the waveform for updating the display state of the particular display pixel has not finished. A second display update operation may automatically be initiated when the waveform for updating the display state of the particular display pixel has finished.Type: GrantFiled: October 19, 2010Date of Patent: March 4, 2014Assignee: Seiko Epson CorporationInventors: Jimmy Kwok Lap Lai, Tetsuo Kawamoto, Yun Shon Low
-
Patent number: 8665482Abstract: A raster image processor (RIP) using a self-tuning banding mode is disclosed. The RIP automatically and continuously adjusts the band size used for generating the raster image based on past performance (i.e. past data throughput values) and corresponding band sizes. At the start of each page of image, or after a certain number of pages has been processed or certain amount of time has elapsed, the RIP determines whether performance has worsened since the last band size adjustment. If it has worsened, the band size is reverted to a previous best performing value. If the performance has improved, then the band size is changed in the same direction as the last change. Raster image processing is performed using the adjusted band size.Type: GrantFiled: March 1, 2007Date of Patent: March 4, 2014Assignee: Konica Minolta Laboratory U.S.A., Inc.Inventors: Darrell Vaughn Hopp, Kenneth David Hayber
-
Publication number: 20140055467Abstract: A system may include a Graphics Processing Unit (GPU) and a Field Programmable Gate Array (FPGA). The system may further include a bus interface that is external to the FPGA, and that is configured to transfer data directly between the GPU and the FPGA without storing the data in a memory of a central processing unit (CPU) as an intermediary operation.Type: ApplicationFiled: August 23, 2012Publication date: February 27, 2014Applicant: MICROSOFT CORPORATIONInventors: Ray Bittner, Erik S. Ruf
-
Publication number: 20140055501Abstract: A method of driving a display device includes driving a light source unit with a first driving ratio and outputting received image data to a display panel of the display device, storing the received image data upon receipt of a signal indicating a still image is displayed, calculating a second driving ratio of the light source unit from a representative value of the stored image data, compensating the stored image data according to the second driving ratio, driving the light source unit with the second driving ratio that is lower than the first driving ratio, and outputting the compensated image data to the display panel.Type: ApplicationFiled: December 27, 2012Publication date: February 27, 2014Applicant: Samsung Display Co., Ltd.Inventors: Kyoung Ju SHIN, Jung-Taek KIM, Cheol Woo PARK, Yun-Ki BAEK, Bong Hyun YOU, Kyoung Won LEE
-
Publication number: 20140055468Abstract: An information processing apparatus includes a substantially plate-like display unit having at least a display, a substantially plate-like main unit having at least a keyboard, a connecting plate adapted to connect the display unit and the main unit via hinges, and a flat coaxial cable including at least one coaxial cable that transmits RF signals between the display unit and the main unit, the at least one coaxial cable being wrapped and shaped flat by a wrapper and secured at predetermined positions in the display unit and the main unit.Type: ApplicationFiled: August 14, 2013Publication date: February 27, 2014Applicant: SONY CORPORATIONInventors: TAKAHIRO TOMITA, YASUNORI KIMURA, KEN SHIMIZU
-
Publication number: 20140055466Abstract: A computing system includes a graphics processing unit (GPU) and main processing circuitry to execute computer program instructions forming a hypervisor, a control virtual machine (VM) and a specialized rendering VM for graphics processing. An application program of a guest VM generates graphics commands and data according to a graphics API such as Direct 3D. The rendering VM includes a graphics driver native to the GPU and is assigned pass-through access to the GPU by the control VM. The rendering VM receives the graphics information from the application program via an inter-VM communication channel, and it uses the graphics driver to control the GPU to perform graphics rendering. The use of the rendering VM enables native graphics performance to be achieved without constraining the control VM to use a compatible operating system. The technique is generally applicable to virtualization of hardware resources by specialized VMs.Type: ApplicationFiled: August 23, 2012Publication date: February 27, 2014Applicant: CITRIX SYSTEMS INC.Inventors: Julian Petrov, Sandy Stutsman
-
Publication number: 20140055469Abstract: A processing method of an external-image device includes the following steps. A first number of basic area-updating requests are received, wherein each of the basic area-updating requests corresponds to an image-updating area. The first number of basic area-updating requests are generated by an electrical device and correspond to an updating content of a displayed image. The image-updating areas corresponding to the first number of basic area-updating requests are calculated to integrate the image-updating areas to a second number of transmission-image areas. The second number of transmission-image areas are transmitted to the external-image device through an external video adaptor.Type: ApplicationFiled: August 20, 2013Publication date: February 27, 2014Applicant: Silicon Motion, Inc.Inventors: Jin-Yun LIU, Jun CHEN
-
Publication number: 20140055470Abstract: The server based graphics processing techniques, describer herein, include receiving function calls by a three dimension graphics application programming interface host-guest communication manager (D3D HGCM) service module from one or more given instances of a guest shin layer through a communication channel of a host-guest communication manager (HGCM). The one or more given instances of the guest shim layer are executing under control of a respective given instance of a guest operating system. The HGCM and D3D HGCM service module are executing under control of a host operating system. The rendering context for each function call received from the each instance of the guest shim layer is determined by the D3D HGCM service module. Each function call of a given rendering context is sent by the D3D HGCM service module to a corresponding device specific kernel mode driver of a given graphics processing unit for scheduling execution with the given graphics processing unit of the given rendering context.Type: ApplicationFiled: October 29, 2013Publication date: February 27, 2014Applicant: NVIDIA CORPORATIONInventor: Franck Diard
-
Patent number: 8659608Abstract: A video and graphics system on an integrated circuit chip includes an integrated system bridge controller to interface a CPU with devices internal to the system as well as external peripheral devices. The system bridge controller is capable of performing format conversion between big-endian data and little-endian data. The system bridge controller includes a PCI bridge to interface with PCI devices, an I/O bus bridge to interface with I/O devices such as RAM, ROM, flash memory and 68000-compatible peripheral devices, and a CPU interface block to interface the CPU to video processing devices on the integrated circuit chip such as an MPEG video decoder.Type: GrantFiled: September 22, 2008Date of Patent: February 25, 2014Assignee: Broadcom CorporationInventors: Alexander G. MacInnis, Chengfuh Jeffrey Tang, Greg A. Kranawetter
-
Publication number: 20140043344Abstract: Techniques for implementing a secure graphics architecture are described. In one embodiment, for example, an apparatus may comprise a processor circuit and a graphics management module, and the graphics management module may be operative to receive graphics information from the processor circuit, generate graphics processing information based on the graphics information, and send the graphics processing information to a graphics processor circuit arranged to generate graphics display information based on the graphics processing information. In this manner, security threats such as screen capture attacks and/or theft of content protected media streams may be reduced. Other embodiments may be described and claimed.Type: ApplicationFiled: March 16, 2012Publication date: February 13, 2014Inventor: Sunil A. Kulkarni
-
Patent number: 8648869Abstract: Method of capturing multiple format video signals and reformatting them in real-time for display on generic external monitors, is disclosed. This method is intended for, by not limited to, implementation on a multiple function video test instrument with video generation and video capture capabilities. The method is capable of operating with standard and non-standard format synchronized video waveforms and also with deflection-driven video waveforms. Since this innovative method reuses already available functionality in the video test instrument, the new functionality is realized efficiently, economically and does not require any more space within the test instrument.Type: GrantFiled: February 11, 2013Date of Patent: February 11, 2014Assignee: Advanced Testing Technologies, Inc.Inventors: William Biagiotti, Peter F Britch, David R Howell
-
Publication number: 20140035938Abstract: A method and system for scheduling a media workload is disclosed herein. The method includes modeling a feature of the media workload. A GPU utilization rate and a memory bandwidth of the media workload may be determined. Additionally, the media workload may be scheduled by modifying the feature of the media workload in order to adjust the GPU utilization and the memory bandwidth.Type: ApplicationFiled: August 2, 2012Publication date: February 6, 2014Inventors: Changliang Charlie Wang, Venkataraman Radhakrishnan
-
Patent number: 8643657Abstract: One embodiment of a field changeable rendering system includes an output device interfaced to a motherboard, a fixed rendering device mounted to the motherboard for generating information to be output on said output device, a connector for attaching a field-changeable rendering card to the motherboard, said field-changeable rendering card capable of housing a discrete rendering device for generating information to be output on said output device and detection circuitry for detecting that a field-changeable rendering card housing a discrete rendering device is coupled to said connector and causing information from said field-changeable rendering card housing a discrete rendering device to be output on said output device. One advantage of the disclosed edge connector is that it is compatible with a plurality of graphics cards and systems, thereby enabling a computing device user to upgrade the existing device's graphics system.Type: GrantFiled: July 17, 2007Date of Patent: February 4, 2014Assignee: Nvidia CorporationInventors: Michael B. Diamond, Luc R. Bisson, Ludger Mimberg, Joseph D. Walters
-
Patent number: 8643760Abstract: Image processing methods and systems for handheld devices are provided. First, an image effect is determined. Then, a plurality of preview images is continuously captured by an image capture unit of an electronic device. After the respective preview image is captured, the image effect is applied to the preview image, and the preview image applied with the image effect is displayed in a display unit of the electronic device.Type: GrantFiled: September 1, 2011Date of Patent: February 4, 2014Assignee: HTC CorporationInventors: Huei-Long Wang, Bing-Sheng Lin, Ting-Ting Hu
-
Patent number: 8643655Abstract: The present invention sets forth a method and system for communicating with an external device through a processing unit in a graphics system of a computing device. In one embodiment, the method comprises allocating a first set of memory buffers having a first memory buffer and a second memory buffer in the graphics system based on an identification information of the external device, and invoking a first thread processor of the processing unit of the graphics system to perform services associated with a physical layer according to the identification information of the external device by storing a first data stream received from the external device through an I/O interface of the processing unit of the graphics system in the first memory buffer and retrieving a second data stream from the second memory buffer for transmission to the external device through the I/O interface.Type: GrantFiled: November 12, 2009Date of Patent: February 4, 2014Assignee: Nvidia CorporationInventors: Shany-I Chan, Ching-Yee Feng, Shih-Da Wu, Li-Kai Cheng, Li-Ling Chou, Yu-Kuo Chiang, Yu-Li (David) Ho
-
Publication number: 20140028688Abstract: In a network service system, first data is uploaded from a terminal of a member to a server and second data and the first data are viewable by members. The terminal includes a display, a detector configured to detect a screen change operation in a first direction and a screen change operation in a second direction perpendicular to the first direction, and a display controller configured to successively switch and display the first data on the display when the detector detects the screen change operation in the first direction, and successively switch and display the second data when the detector detects the screen change operation in the second direction.Type: ApplicationFiled: July 25, 2013Publication date: January 30, 2014Applicant: CASIO COMPUTER CO., LTD.Inventors: Yoshiharu Houjou, Akihiro Tsukamoto
-
Publication number: 20140028689Abstract: Described herein are an apparatus, method, and system for expanding graphical processing via an input-output (I/O) interface (e.g., Thunderbolt™) for transmitting and receiving serial data and display data simultaneously. The apparatus comprises: one or more graphical processing units (GPUs); and an I/O interface for transmitting and receiving serial data and display data simultaneously, wherein the I/O interface for communicatively coupling the one or more GPUs externally to a computing device.Type: ApplicationFiled: December 16, 2011Publication date: January 30, 2014Inventor: Sing Hook Arther Teng
-
Publication number: 20140028690Abstract: A method for identifying modified sections of a drawing region and selecting at least one modified drawing region section to transmit to a remote computer. A local computer can execute a prioritization module that can identify a first modified drawing region section and a second modified drawing region section. Each of the first and second modified drawing region section can have a corresponding priority. The prioritization module can determine whether the first priority of the first section is greater than the second priority of the second section and can select the greater priority. The local computer can then transmit the selected modified drawing region section that has the greatest priority to a remote computer that communicates with the local computer over a virtual channel.Type: ApplicationFiled: October 1, 2013Publication date: January 30, 2014Applicant: Citrix Systems, Inc.Inventor: Juan Rivera
-
Patent number: 8638335Abstract: An information processing apparatus includes a storage unit configured to store information representing a plurality of screens in each of a plurality of groups to which priorities are previously set, a determination unit configured to determine a group which is assigned the highest priority, and a control unit configured to display on a display unit a representative screen of the group assigned the highest priority.Type: GrantFiled: December 18, 2009Date of Patent: January 28, 2014Assignee: Canon Kabushiki KaishaInventors: Makoto Hirota, Kenichiro Nakagawa
-
Patent number: 8638334Abstract: Techniques for selectively displaying surfaces of an object model to a user are described. In one embodiment, a computer-implemented method may include, for a given one of a plurality of surfaces included in an object model that is representative of a physical object, determining a normal vector of the given surface. The method may also include determining an angle between the normal vector of the given surface and a current viewing direction of the model. The method may further include displaying the object model to a user without displaying the given surface to the user, dependent upon determining that the angle between the normal vector and the current viewing direction is greater than a threshold value.Type: GrantFiled: November 25, 2008Date of Patent: January 28, 2014Assignee: Adobe Systems IncorporatedInventors: Hailin Jin, Liang Wang
-
Publication number: 20140022264Abstract: A graphics processing unit having a shader execution unit for executing a plurality of shader routines in order to perform a predetermined sequence of shader operations. The shader operations include a tessellation operation which receives as inputs tessellation control data and an input list of input data for M input vertices, and generates at least output data for P output vertices. For each output vertex, the controller allocates a tessellation shader routine from the set of shader routines, and the shader execution unit is configured, each time the tessellation shader routine is executed for an associated output vertex: (i) to compute, in dependence on the tessellation control data and the associated output vertex, tessellation coordinate data; and (ii) to compute from the input data for the M input vertices, and the tessellation coordinate data generated in step (i), the output data for the associated output vertex.Type: ApplicationFiled: July 18, 2012Publication date: January 23, 2014Applicant: ARM LIMITEDInventor: David Robert SHREINER