Locking Rates Patents (Class 348/544)
-
Patent number: 8898467Abstract: A switcher device comprises a multiplexer coupled in-between at least one input and output cards. The multiplexer detects the presence of an event signal from an activated sink. In response to the detection of the event signal, the switch dynamically switches to a closed position in order to enable the at least one source to authenticate with the input card and the output card to authenticate with the at least one sink for security protocol encryption. In response to the non-detection of the event signal, the switch switches dynamically to an open position in order to disable the at least one source from authenticating with the input card, therefore the output card also does not attempt to authenticate with the at least one sink for security protocol encryption.Type: GrantFiled: January 28, 2014Date of Patent: November 25, 2014Assignee: CrestronElectronics Inc.Inventors: Adolfo Velasco, Daniel Jackson, Yun Mao, Dario Pagano
-
Patent number: 8624979Abstract: A monitoring apparatus includes a detection circuit, a filter circuit, an amplifying circuit, a regulation circuit, a delay and charging circuit, and a driving circuit. The detection circuit receives a video signal, and performs an operation to obtain an image signal from the video signal. The filter circuit obtains an average intensity of a luminance signal corresponding to the image signal. The delay and charging circuit charges an input capacitor when receiving a low level regulated signal from the amplifying circuit. The driving circuit activates an alarm when a charging voltage of the chargeable capacitor exceeds a predetermined value.Type: GrantFiled: July 11, 2013Date of Patent: January 7, 2014Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventor: Jia Li
-
Patent number: 8264607Abstract: A method of sampling phase calibration and a device thereof is suitable for an analog-to-digital converter and phase lock loop (ADC-PLL). The ADC-PLL conducts sampling on a periodic analog signal according to a sampling phase so as to produce a plurality of digital signals. The sampling phase calibration device includes a storage unit, a motion-detecting unit and a control unit. The motion-detecting unit is to calculate the number of motion data corresponding to a sampling phase. The control unit is coupled to the motion-detecting unit for changing the sampling phase so as to obtain the number of motion data corresponding to each sampling phase and selecting the sampling phase corresponding to the minimum number of motion data as an optimal sampling phase. The ADC-PLL can correctly sample an analog signal by using the optimal sampling phase and reduce the influence of clock jitter to the minimum.Type: GrantFiled: September 16, 2010Date of Patent: September 11, 2012Assignee: Sunplus Technology Co., Ltd.Inventors: Chian-Wen Chen, Wei-Lung Lu, Jui-Yao Lee
-
Patent number: 7339628Abstract: Video decoder systems in which both the analog-to-digital converter and the composite decoder are driven by the stable sample clock, such as a crystal source. The outputs of the composite decoder are provided to a source rate converter, having an output that is provided to a digital output formatter. The digital output formatter is driven by the output clock, which may be locked to the source clock if desired. The output clock is developed by a clock generator which may be one of several different types, including a fractional N synthesizer, a direct digital synthesizer or a puncture clock.Type: GrantFiled: October 13, 2004Date of Patent: March 4, 2008Assignee: Cirrus Logic, Inc.Inventors: Daniel Gudmondson, John L. Melanson, Rahul Singh, James A. Antone, Ahsan Habib Chowdhury, Krishnan Subramoniam
-
Patent number: 7061540Abstract: A display timing generator is provided for selecting line types and providing synchronization timing signals for video signals. The display timing generator provides programmability for the user to select line types for a frame to be displayed on a display. The line types defining rise and fall times, synchronization shapes, blanking levels and horizontal and vertical timings for providing a desired display format to different display types. A plurality of programmable parameters for pulse width, horizontal timing and voltage amplitude allow a user to define timing variations associated with a given line type. The display timing generator also includes a generic mode for allowing a programmer to select line types for particular groupings of lines.Type: GrantFiled: December 19, 2001Date of Patent: June 13, 2006Assignee: Texas Instruments IncorporatedInventors: Mark Weaver, Bart Decanne
-
Patent number: 7053959Abstract: A mask circuit masks a digital video signal so that a video signal of an analog video signal is not outputted for a predetermined period after the start of output of a horizontal synchronizing signal of the analog video signal. A period of masking the digital video signal by the mask circuit is set in a control register, and the control register transmits the masking period to the mask circuit. A digital video signal to analog video signal converting unit converts the digital video signal masked and outputted from the mask circuit into an analog video signal. Thus, by setting in the control register the period of masking the digital video signal until the video signal of the analog video signal is stabilized, a digital video encoder can output a stable video signal.Type: GrantFiled: April 4, 2003Date of Patent: May 30, 2006Assignee: Sony CorporationInventor: Naoki Hosoi
-
Patent number: 6891572Abstract: A signal processing apparatus and method for up or down conversion of an interlace signal with a high degree of accuracy. The frequency of a write system clock supplied from a PLL circuit is divided by N by a dividing circuit and then multiplied by M by a multiplying circuit to produce a readout system clock. An interpolation circuit writes a video signal into a frame memory in synchronism with the write system clock from the PLL circuit, and reads out the video signal in synchronism with the readout system clock from the multiplying circuit.Type: GrantFiled: May 8, 2001Date of Patent: May 10, 2005Assignee: Sony CorporationInventor: Nobuo Ueki
-
Publication number: 20040189870Abstract: A system for overlaying a motion video signal onto an analog signal on a display. The system includes a motion video processing unit for receiving and processing the motion video signal into a signal having an analog video format, a video format analyzer and synchronizer device for receiving the analog signal and for determining video timing parameters and a corresponding original pixel clock of the analog signal and for controlling video timing parameters of the motion video signal to match the video timing parameters of the analog signal determined by the video format analyzer and synchronizer device so as to provide an output motion video signal which is synchronized with the analog signal and a display determining device for determining the display of the analog output signal or the synchronized output motion video signal on the display.Type: ApplicationFiled: April 5, 2004Publication date: September 30, 2004Inventors: Mark A. Champion, David H. Bessel
-
Patent number: 6720946Abstract: The present invention is directed to a display device such as a liquid crystal display including: a horizontal clock counter and a vertical clock counter which count each clock signal every horizontal cycle and every vertical cycle for a valid data period of a data enable input signal; and an input signal generating section for holding a count value and generating an input signal in a driver IC and a driving circuit corresponding to a resolution of the display device which is obtained at that time by utilizing a count value held at a last time for a next horizontal cycle or a next vertical cycle, the display device being applicable to the driver IC and the driving circuit which can be used for the display device having various resolutions.Type: GrantFiled: June 4, 2003Date of Patent: April 13, 2004Assignee: Advanced Display Inc.Inventor: Tatsuya Matsumura
-
Patent number: 6628254Abstract: The present invention is directed to a display device such as a liquid crystal display including: a horizontal clock counter and a vertical clock counter which count each clock signal every horizontal cycle and every vertical cycle for a valid data period of a data enable input signal; and an input signal generating section for holding a count value and generating an input signal in a driver IC and a driving circuit corresponding to a resolution of the display device which is obtained at that time by utilizing a count value held at a last time for a next horizontal cycle or a next vertical cycle, the display device being applicable to the driver IC and the driving circuit which can be used for the display device having various resolutions.Type: GrantFiled: March 13, 2000Date of Patent: September 30, 2003Assignee: Advanced Display Inc.Inventor: Tatsuya Matsumura
-
Patent number: 6573944Abstract: A horizontal synchronizing system, comprising: a source of a horizontal synchronizing signal; a source of first and second higher frequency horizontal drive signals; a phase detector for generating a first control voltage responsive to the horizontal synchronizing signal and the first horizontal drive signal; a source of a second control signal; and, a switch for selectively supplying the first control signal to the source of the drive signals for a phase-locked mode of operation at the first higher frequency and supplying the second control signal to the source of the drive signals for a phase-unlocked mode of operation at the second higher frequency.Type: GrantFiled: May 2, 2000Date of Patent: June 3, 2003Assignee: Thomson Licensing S.A.Inventors: Robert Dale Altmanshofer, Michael Evan Crabb
-
Patent number: 6441812Abstract: A computer system includes a graphics controller with a first refresh rate and a first horizontal synchronization signal; a secondary source of video data having a second refresh rate and a second horizontal synchronization signal; and a genlock unit for reconciling the first refresh rate of the graphics controller with the second refresh rate of the secondary source. The genlock unit outputs a clock signal with a frequency modulated to reconcile the first refresh rate and the second refresh rate by monitoring the phase differences of the first horizontal synchronization signal and the second horizontal synchronization signal in response to a first control signal and outputs a clock signal at a frequency corresponding to a selected clock frequency in response to a second control signal.Type: GrantFiled: March 31, 1997Date of Patent: August 27, 2002Assignee: Compaq Information Techniques Group, L.P.Inventor: Christopher D. Voltz
-
Patent number: 6177959Abstract: A clock generation circuit for use in a television system displaying images encoded in television signals and images represented by network application data. The clock generation circuit generates a clock signal synchronized with HSYNC signals of the television signals. The clock generation circuit includes a phase-lock-loop (PLL) circuit and a tracking block. PLL circuit includes an oscillator (e.g., VCO) driven by an error signal to generate an internal periodic signal having frequency substantially equal to the frequency of the desired clock signal. The tracking block includes a resettable VCO (RVCO) driven by the error signal. A restart signal is asserted prior to the expected arrival time of the HSYNC edge to cause the RVCO to stop generating the desired clock signal. The restart signal is deasserted on receiving the HSYNC edge to cause the RVCO to start generating the clock signal. Accordingly, the clock signal is synchronized with the HSYNC signal.Type: GrantFiled: December 31, 1997Date of Patent: January 23, 2001Assignee: TeleCruz Technology, Inc.Inventor: Vlad Bril
-
Patent number: 6014177Abstract: A video display apparatus comprises a phase-locked loop receiving a horizontal synchronous signal for generating an oscillation signal following the frequency of the horizontal synchronous signal, a tracking circuit for generating a tracking control signal for moving the frequency of the oscillation signal into a predetermined capture range of the phase-locked loop when the frequency of the horizontal synchronous signal changes, so that the frequency of the oscillation signal follows the frequency of the horizontal synchronous signal, and an output circuit receiving and amplifying the oscillation signal to output a horizontal output signal.Type: GrantFiled: November 26, 1997Date of Patent: January 11, 2000Assignee: NEC CorporationInventor: Shinji Nozawa
-
Patent number: 5953071Abstract: A method of, a device for, and a storage medium for recovering horizontal synchronization from a TV-signal with the use of a PLL. The number of periods during which a predetermined degree of synchronization persists is counted and the result of the counting decreases the bandwidth of the PLL when the number of periods increases.Type: GrantFiled: June 4, 1997Date of Patent: September 14, 1999Assignee: U.S. Philips CorporationInventor: Cornelis C.A.M. Van Zon
-
Patent number: 5940136Abstract: The invention presents a dot clock reproducing apparatus for automatically reproducing the dot clock easily, by setting the dot clock frequency of a video signal source, and correcting the phase difference of the dot clock occurring in the transmission route or the like, and also presents a dot clock reproducing method comprising, in dot clock reproduction, a step of sampling at a frequency different from the dot clock of video signal, a step of detecting the aliasing frequency component occurring at this time, and a step of reproducing the dot clock so as not to cause this aliasing frequency component, and as an apparatus employing such method, the invention further provides a dot clock reproducing apparatus comprising A/D converting means for receiving an adjusting signal delivered from a video signal source, and sampling this adjusting signal to convert into a digital signal, PLL means for dividing a specified synchronizing signal and generating a sampling clock for the A/D converting means, frequency analType: GrantFiled: May 6, 1997Date of Patent: August 17, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hideki Abe, Noriyuki Iwakura, Takahisa Hatano, Yoshikuni Shindo, Kazuhiro Yamada, Kazushige Kida, Kazunari Yamaguchi