Magnetoresistive Patents (Class 365/158)
-
Patent number: 12046269Abstract: A two-bit memory device having a layer structure containing in order a bottom layer, a molecular layer containing a chiral compound having at least one polar functional group, and a top layer, which is electrically conductive and ferromagnetic. The chiral compound acts as a spin filter for electrons passing through the molecular layer. The chiral compound is of flexible conformation and has a conformation-flexible molecular dipole moment. An electrical resistance of the layer structure for an electrical current running from the bottom layer to the top layer has at least four distinct states which depend on the magnetization of the top layer and on the orientation of the conformation-flexible dipole moment of the chiral compound. Furthermore, a method for operating the two-bit memory device and an electronic component containing at least one two-bit memory device.Type: GrantFiled: October 20, 2020Date of Patent: July 23, 2024Assignee: MERCK PATENT GMBHInventors: Peer Kirsch, Sebastian Resch, Henning Seim, Itai Lieberman, Marc Tornow, Julian Dlugosch, Takuya Kamiyama
-
Patent number: 12040036Abstract: The present disclosure describes a magnetic memory device. The magnetic memory device includes a magnetic sensing array configured to sense an external magnetic field strength. The magnetic memory device further includes a voltage modulator configured to, in response to the external magnetic field strength being greater than a threshold magnetic field strength, provide a test voltage different from a current write voltage of the magnetic memory device. The magnetic memory device further includes an error check array configured to use the test voltage as a write voltage of the error check array and provide a bit error rate corresponding to the test voltage. The magnetic memory device further includes a control unit configured to adjust, based on the bit error rate being equal to or less than a threshold bit error rate, a write voltage of the magnetic memory device from the current write voltage to the test voltage.Type: GrantFiled: July 31, 2023Date of Patent: July 16, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Hsiang Chen, Chih-Yang Chang, Chia Yu Wang, Meng-Chun Shih
-
Patent number: 12040004Abstract: A standard potential used for reading is set flexibly according to the state of a storage device. A data memory cell group stores data. A reference memory cell group stores a plurality of reference potentials. A standard potential generating section selects a prescribed number of reference potentials from among the plurality of reference potentials stored in the reference memory cell group and generates the standard potential. A reference potential selection control section controls the selection by the standard potential generating section according to prescribed conditions. A sense amplifier amplifies data read out from the data memory cell group, by using the standard potential as a standard.Type: GrantFiled: September 29, 2020Date of Patent: July 16, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Hiroyuki Tezuka, Masami Kuroda
-
Patent number: 12040013Abstract: A memory array includes memory cells forming a data word location accessed in response to a word line signal. A data sensing circuit configured to sense data on bit lines associated with the memory cells. The sensed data corresponds to a current data word stored at the data word location. A data latching circuit latches the sensed data for the current data word from the data sensing circuit. A data modification circuit then performs a mathematical modify operation on the current data word to generate a modified data word. The modified data word is then applied by a data writing circuit to the bit lines for writing back to the memory cells of the memory array at the data word location. The operations are advantageously performed within a single clock cycle.Type: GrantFiled: July 11, 2022Date of Patent: July 16, 2024Assignee: STMicroelectronics International N.V.Inventors: Praveen Kumar Verma, Harsh Rawat
-
Patent number: 12035633Abstract: Disclosed is method for etching a magnetic tunnel junction. An etching apparatus used comprises a sample loading chamber, a vacuum transition chamber, a reactive ion plasma etching chamber, an ion beam etching chamber, a film coating chamber and a vacuum transport chamber. The method comprises multiple performances of the steps of reactive ion and plasma etching, ion beam etching and film coating. Multiple performances of entry into and exit from the chambers are required during the process, and the delivery between the chambers is performed under vacuum.Type: GrantFiled: May 23, 2019Date of Patent: July 9, 2024Assignee: JIANGSU LEUVEN INSTRUMENTS CO. LTDInventors: Ziming Liu, Juebin Wang, Zhongyuan Jiang, Dongchen Che, Hushan Cui, Dongdong Hu, Lu Chen, Hongyue Sun, Dajian Han, Kaidong Xu
-
Patent number: 12035539Abstract: The present application provides a magnetic memory and a reading/writing method thereof. The magnetic memory includes at least one cell layer, the cell layer including: a plurality of paralleled first conductors located in a first plane; a plurality of paralleled second conductors located in a second plane, the first plane being parallel to the second plane, a projection of the second conductor on the first plane intersecting with the first conductor; a plurality of memory elements arranged between the first plane and the second plane, the memory element including a magnetic tunnel junction and a bidirectional gating device arranged in series along a direction perpendicular to the first plane, the magnetic tunnel junction being connected to the first conductor, the bidirectional gating device being connected to the second conductor, and the bidirectional gating device being configured to be turned on when a threshold voltage and/or a threshold current are/is applied.Type: GrantFiled: September 21, 2021Date of Patent: July 9, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Baolei Wu, Xiaoguang Wang, Yulei Wu
-
Patent number: 12029138Abstract: A semiconductor device includes an array region defined on a substrate, a ring of dummy pattern surrounding the array region, and a gap between the array region and the ring of dummy pattern. Preferably, the ring of dummy pattern further includes a ring of magnetic tunneling junction (MTJ) pattern surrounding the array region and a ring of metal interconnect pattern overlapping the ring of MTJ and surrounding the array region.Type: GrantFiled: May 24, 2023Date of Patent: July 2, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chia-Chang Hsu
-
Patent number: 12027191Abstract: A perpendicularly magnetized magnetic tunnel junction (p-MTJ) is disclosed wherein a free layer (FL) has a first interface with a MgO tunnel barrier, a second interface with a Mo or W Hk enhancing layer, and is comprised of FexCoyBz wherein x is 66-80, y is 5-9, z is 15-28, and (x+y+z)=100 to simultaneously provide a magnetoresistive ratio >100%, resistance x area product <5 ohm/?m2, switching voltage <0.15V (direct current), and sufficient Hk to ensure thermal stability to 400° C. annealing. The FL may further comprise one or more M elements such as O or N to give (FexCoyBz)wM100-w where w is >90 atomic %. Alternatively, the FL is a trilayer with a FeB layer contacting MgO to induce Hk at the first interface, a middle FeCoB layer for enhanced magnetoresistive ratio, and a Fe or FeB layer adjoining the Hk enhancing layer to increase thermal stability.Type: GrantFiled: August 9, 2021Date of Patent: July 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hideaki Fukuzawa, Vignesh Sundar, Yu-Jen Wang, Ru-Ying Tong
-
Patent number: 12027205Abstract: A memory device includes RRAM memory cells configured to form a zero-transistor and one-resistor (0T1R) array structure in which access transistors of the RRAM memory cells are bypassed or removed. Alternatively, the access transistors of the RRAM memory cells may be arranged in a parallel structure to reduce associated IR drop and thus enable reduced write voltage operation.Type: GrantFiled: May 31, 2022Date of Patent: July 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Zheng-Jun Lin, Chung-Cheng Chou, Yu-Der Chih
-
Patent number: 12027474Abstract: Structures for a laser-detection device including a magnetic-tunneling-junction layer stack and related methods. The structure has a magnetic-tunneling-junction layer stack including a fixed layer, a free layer, and an insulating spacer between the fixed layer and the free layer, and a power supply coupled to the magnetic-tunneling-junction layer stack. The power supply is configured to bias the magnetic-tunneling-junction layer stack to modulate an energy barrier of the magnetic-tunneling-junction layer stack for switching between a low-resistance state and a high-resistance state in response to receiving incident electromagnetic radiation of an intensity.Type: GrantFiled: July 12, 2022Date of Patent: July 2, 2024Assignee: GlobalFoundries Singapore Pte. Ltd.Inventors: Jia Hao Lim, Vinayak Bharat Naik
-
Patent number: 12014763Abstract: Magnetic junction memory devices and methods for writing data to memory devices are provided. The magnetic junction memory device includes a first memory bank including first magnetic junction memory cells, a first local write driver adjacent to the first memory bank, connected to global data lines, the first local write driver configured to write data to the first magnetic junction memory cells via local data lines, a second memory bank adjacent to the first memory bank and including second magnetic junction memory cells, a second local write driver adjacent to the second memory bank, connected to the global data lines, the second local write driver configured to write data to the second magnetic junction memory cells via local data lines, and a global write driver configured to provide first and second write data to the first and second local write driver, respectively, via the global data lines.Type: GrantFiled: August 8, 2022Date of Patent: June 18, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Chan Kyung Kim, Ji Yean Kim, Hyun Taek Jung, Ji Eun Kim, Tae Seong Kim, Sang-Hoon Jung, Jae Wook Joo
-
Patent number: 12016251Abstract: Embodiments disclosed herein include a semiconductor structure. The semiconductor structure may include a spin transfer torque (STT) magnetoresistive random access memory (MRAM) stack. The semiconductor structure may also include a spin orbit torque (SOT) MRAM stack vertically in series with the STT-MRAM. The SOT-MRAM stack may include a heavy metal spin hall effect rail configured to flip an SOT free-layer magnetic orientation in response to a horizontal signal through the heavy metal rail.Type: GrantFiled: August 25, 2021Date of Patent: June 18, 2024Assignee: International Business Machines CorporationInventors: Heng Wu, Alexander Reznicek, Bahman Hekmatshoartabari, Ruilong Xie
-
Patent number: 12014049Abstract: Methods, systems, and apparatuses include receiving a command directed to a portion of memory. A cycle number for the portion of memory is determined. A group to which the portion of memory belongs is determined. A sensing time is determined using the cycle number and the group. The command is executed using the sensing time.Type: GrantFiled: August 15, 2022Date of Patent: June 18, 2024Assignee: MICRON TECHNOLOGY, INC.Inventors: Yu-Chung Lien, Zhenming Zhou, Murong Lang, Ching-Huang Lu
-
Patent number: 12016112Abstract: A module is provided with a substrate including a principal surface, a plurality of electronic components arranged on the principal surface, a sealing resin covering the principal surface and the plurality of electronic components, a ground electrode arranged on the principal surface or inside the substrate, a conductive layer covering the sealing resin and electrically connected to the ground electrode, and a magnetic member. The magnetic member includes a magnetic plate member arranged so as to cover at least a part of the sealing resin and a magnetic wall member arranged in a wall shape between any of the plurality of electronic components. The module is further provided with a metal pin or a metal wire provided along the magnetic wall member and connected to the ground electrode.Type: GrantFiled: March 17, 2021Date of Patent: June 18, 2024Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yoshihito Otsubo, Naoya Murakita
-
Patent number: 12014779Abstract: Methods, systems, and devices for programming techniques for polarity-based memory cells are described. A memory device may use a first type of write operation to program one or more memory cells to a first state and a second type of write operation to program one or more memory cells to a second state. Additionally or alternatively, a memory device may first attempt to use the first type of write operation to program one or more memory cells, and then may use the second type of write operation if the first attempt is unsuccessful.Type: GrantFiled: August 10, 2022Date of Patent: June 18, 2024Assignee: Micron Technology, Inc.Inventors: Innocenzo Tortorelli, Mattia Boniardi, Mattia Robustelli
-
Patent number: 12009032Abstract: A semiconductor storage device includes word lines extending in first and second directions, and separated from each other in a third direction, sense amplifier circuits that partially overlap the word lines in the third direction, memory strings intersecting the word lines and extending in the third direction, memory-side bit lines extending in the first direction, separated from each other in the second direction, and including first and second adjacent memory-side bit lines, circuit-side bit lines between the word lines and the sense amplifier circuits and partially overlapping the respective memory-side bit lines in the third direction, and contact plugs extending in the third direction and respectively connecting the memory-side bit lines and the circuit-side bit lines. The contact plugs include first and second contract plugs that are electrically connected to the first and second memory-side bit lines, respectively, and are not aligned along the first or second direction.Type: GrantFiled: July 18, 2023Date of Patent: June 11, 2024Assignee: Kioxia CorporationInventor: Hiroshi Maejima
-
Patent number: 12000870Abstract: In one aspect, a sensor includes a first metal layer portion and a second metal layer portion separated by an insulator material; a conductive material layer in electrical contact with the first metal layer portion and the second metal layer portion; and a tunnel magnetoresistance (TMR) element positioned on and in electrical contact with the conductive material layer. A first current is configured to flow from the first metal layer portion, through the conductive material layer, to the second metal layer portion, and a second current is configured to flow from the first metal layer portion, through the conductive material layer, through the TMR element, and exiting through a top of the TMR element.Type: GrantFiled: September 12, 2022Date of Patent: June 4, 2024Assignee: Allegro MicroSystems, LLCInventors: Samridh Jaiswal, Paolo Campiglio, Sundar Chetlur, Maxim Klebanov, Yen Ting Liu
-
Patent number: 12004355Abstract: Provided is a magnetic tunnel junction element and a magnetoresistive memory device. The magnetic tunnel junction element includes a fixed layer maintaining a magnetization direction, an insulating layer, a free layer having a variable magnetization direction, and an antiferromagnetic oxide layer. The fixed layer, the free layer, and the antiferromagnetic oxide layer may be sequentially stacked. The free layer and the antiferromagnetic oxide layer may be in direct contact with each other.Type: GrantFiled: October 11, 2021Date of Patent: June 4, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Yoshiaki Sonobe, Hideto Yanagihara
-
Patent number: 11996130Abstract: A nonvolatile memory cell includes a resistance-change nonvolatile memory element 50 and a selection transistor TR. One end of the nonvolatile memory element 50 is connected to one source/drain region 15A of the selection transistor TR and is connected to a write line WR. The other source/drain region 15B of the selection transistor TR is connected to a select line SL. The other end of the nonvolatile memory element 50 is connected to a bit line BL.Type: GrantFiled: June 11, 2020Date of Patent: May 28, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Takashi Yokoyama, Mikio Oka, Yasuo Kanda
-
Patent number: 11990168Abstract: According to one embodiment, a magnetic device includes first and second conductive portions, first and second stacked bodies, and a controller. The first conductive portion includes first to third region. The third region is between the first and second regions. The first stacked body includes first and second magnetic layers. The second magnetic layer is between the third region and the first magnetic layer. The second conductive portion includes fourth to sixth regions. The sixth region is between the fourth and fifth regions. The second stacked body includes third and fourth magnetic layers. The fourth magnetic layer is between the sixth region and the third magnetic layer. The first stacked body is configured to be in a first low or high electrical resistance state. The second stacked body is configured to be in a second low high electrical resistance state.Type: GrantFiled: October 8, 2020Date of Patent: May 21, 2024Assignee: SP-AITH LIMITEDInventors: Hiroaki Yoda, Yuichi Ohsawa, Yushi Kato, Tomomi Yoda
-
Patent number: 11990182Abstract: An operation method for a memory device is provided. The memory device includes a two-terminal selector and a resistance variable storage element coupled to the two-terminal selector. The method includes providing a voltage pulse to the memory device. A voltage applied across the two-terminal selector during a falling part of the voltage pulse falls below a holding voltage of the two-terminal selector. A voltage falling rate of the falling part at which the voltage applied across the two-terminal selector reaches the holding voltage is raised for reducing threshold voltage drift of the two-terminal selector.Type: GrantFiled: January 18, 2022Date of Patent: May 21, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hengyuan Lee, Cheng-Hsien Wu, Yu-Sheng Chen, Elia Ambrosi, Chien-Min Lee, Xinyu Bao
-
Patent number: 11980026Abstract: A random code generating method for the magnetoresistive random access memory is provided. Firstly, a first magnetoresistive random access memory cell and a second magnetoresistive random access memory cell are programmed into an anti-parallel state. Then, an initial value of a control current is set. Then, an enroll action is performed on the first and second magnetoresistive random access memory cells. If the first and second magnetoresistive random access memory cells fail to pass the verification action, the control current is increased by a current increment, and the step of setting the control current is performed again. If the first and second magnetoresistive random access memory cells pass the verification action, a one-bit random code is stored in the first magnetoresistive random access memory cell or the second magnetoresistive random access memory cell.Type: GrantFiled: June 14, 2022Date of Patent: May 7, 2024Assignee: EMEMORY TECHNOLOGY INC.Inventors: Tsung-Mu Lai, Chun-Yuan Lo, Chun-Chieh Chao
-
Patent number: 11978491Abstract: Technology for reading reversible resistivity cells in a memory array when using a current-force read is disclosed. The memory cells are first read using a current-force referenced read. If the current-force referenced read is successful, then results of the current-force referenced read are returned. If the current-force referenced read is unsuccessful, then a current-force self-referenced read (SRR) is performed and results of the current-force SRR are returned. In an aspect this mixed current-force read is used for MRAM cells, which are especially challenging to read.Type: GrantFiled: September 24, 2021Date of Patent: May 7, 2024Assignee: SanDisk Technologies LLCInventors: Michael Nicolas Albert Tran, Ward Parkinson, Michael Grobis, Nathan Franklin, Raj Ramanujan
-
Patent number: 11980104Abstract: According to one embodiment, a magnetic memory device includes a magnetoresistance effect element including a first magnetic layer having a variable magnetization direction, a second magnetic layer having a variable magnetization direction, a third magnetic layer having a fixed magnetization direction and a nonmagnetic layer, the first magnetic layer being provided between the second and third magnetic layers, and the nonmagnetic layer being provided between the first and third magnetic layers. The second magnetic layer has a superlattice structure in which first element layers and second element layers are alternately stacked. The first element is Co, and the second element is selected from Pt, Ni and Pd, and the second magnetic layer contains Cr as a third element.Type: GrantFiled: December 10, 2020Date of Patent: May 7, 2024Assignee: Kioxia CorporationInventors: Masaru Toko, Hideyuki Sugiyama, Soichi Oikawa, Masahiko Nakayama
-
Patent number: 11973105Abstract: An integrated circuit structure comprises at least one metal gate formed in a first dielectric layer, the at least one metal gate comprising a workfunction layer and the gate oxide layer along sidewalls of the first dielectric layer. A field effect (FE) dielectric layer dielectric layer is above the first dielectric layer of the at least one metal gate. A precision resistor comprising a thin-film metallic material is formed on the FE dielectric layer above the at least one metal gate and extending laterally over the at least one metal gate.Type: GrantFiled: September 27, 2018Date of Patent: April 30, 2024Assignee: Intel CorporationInventors: Chieh-Jen Ku, Bernhard Sell, Leif Paulson, Kinyip Phoa, Shi Liu
-
Patent number: 11972787Abstract: Technology is disclosed herein for refreshing threshold switching selectors in programmable resistance memory cells in cross-point memory arrays. The Vt of the threshold switching selector may drift over time. The memory system resets the Vt of the threshold switching selectors with a selector refresh operation and uses a separate data refresh operation to refresh data in programmable resistance memory elements. The data refresh operation itself may also refresh the selector. However, the threshold switching selector refresh operation is faster than the data refresh operation. Moreover, the selector refresh operation consumes much less power and/or current then the data refresh operation. The selector refresh operation may thus be performed at a higher rate than the data refresh operation.Type: GrantFiled: May 25, 2022Date of Patent: April 30, 2024Assignee: SanDisk Technologies LLCInventors: Michael Nicolas Albert Tran, Michael K. Grobis, Ward Parkinson, Nathan Franklin
-
Patent number: 11972822Abstract: Technology is disclosed for a fast ECC engine for a mixed read of MRAM cells. A codeword read from MRAM cells using a referenced read is decoded using a first ECC mode. If decoding passes, results are provided to a host. If decoding fails, a self-referenced read (SRR) is performed. The data read using the SRR is decoded with a second ECC mode that is capable of correcting a greater number of bits than the first ECC mode. The second ECC mode may have a higher mis-correction rate than the first ECC mode (for a given raw bit error rate (RBER)). However, the RBER may be lower when using the second ECC mode. Therefore, the first and second ECC modes may result in about the same probability of an undetectable error (or mis-correction).Type: GrantFiled: December 15, 2021Date of Patent: April 30, 2024Assignee: SanDisk Technologies LLCInventors: Martin Hassner, Michael Nicolas Albert Tran, Ward Parkinson, Michael Grobis, Nathan Franklin, Raj Ramanujan
-
Patent number: 11972798Abstract: A nonvolatile memory includes a first memory cell and a second memory cell above the first memory cell. The first memory cell includes a variable resistance layer extending in a first direction, a semiconductor layer extending in the first direction and in contact with the variable resistance layer, an insulator layer extending in the first direction and in contact with the semiconductor layer, and a first voltage applying electrode extending in a second direction and in contact with the insulator layer. The second memory cell includes a second voltage applying electrode in contact with the insulator layer. When a write operation is performed on the first memory cell, a first voltage is applied to the second voltage applying electrode, and when a write operation is performed on the second memory cell, a second voltage, lower than the first voltage, is applied to the first voltage applying electrode.Type: GrantFiled: February 25, 2022Date of Patent: April 30, 2024Assignee: Kioxia CorporationInventors: Tomoki Chiba, Daisaburo Takashima, Hidehiro Shiga
-
Patent number: 11967370Abstract: A controller for managing at least one MLC non-volatile memory space including at least one MLC non-volatile memory element and at least one SLC non-volatile memory space including at least one SLC non-volatile memory element. The controller is adapted to determine if a range of addresses listed by an entry and mapped to the at least one MLC non-volatile memory element fails a data integrity test performed at the controller based upon received data retained at the controller and which received data is stored in the at least one MLC memory element as stored data. In the event of such a failure, the controller remaps said entry to an the at least one SLC non-volatile memory element.Type: GrantFiled: December 20, 2023Date of Patent: April 23, 2024Assignee: Vervain, LLCInventor: G. R. Mohan Rao
-
Patent number: 11967350Abstract: A system and method for a memory device is disclosed. A substrate is provided. A nucleation pad is disposed over the substrate. A nanowire is disposed substantially perpendicular, about a center of the nucleation pad. A charge current is selectively passed through the substrate to nucleate a magnetic vortex in the nucleation pad, the magnetic vortex indicative of a magnetic domain and a direction of the magnetic vortex indicative of a polarity of the magnetic domain. A shift current is applied through the nanowire to shift the magnetic domain into the nanowire.Type: GrantFiled: January 31, 2022Date of Patent: April 23, 2024Assignee: Ceremorphic,inc.Inventors: Akshaykumar Salimath, Venkat Mattela, Sanghamitra Debroy
-
Patent number: 11967375Abstract: A memory device that includes at least one memory cell is introduced. Each of the at least one memory cell is coupled to a bit line and a word line. Each of the at least one memory cell includes a memory element and a selector element, in which the memory element is configured to store data of the at least one memory cell. The selector element is coupled to the memory element in series and is configured to select the memory element for a read operation and amplify the data stored in the memory element in the read operation.Type: GrantFiled: November 18, 2021Date of Patent: April 23, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Li Chiang, Chao-Ching Cheng, Tzu-Chiang Chen, Yu-Sheng Chen, Hon-Sum Philip Wong
-
Patent number: 11968843Abstract: An embodiment of an integrated circuit chip includes a combination processing core and magnetoresistive random access memory (MRAM) circuitry integrated into the chip. The MRAM circuitry includes a plurality of MRAM cells. The MRAM cells are organized into a number of memories, including a cache memory, a main or working memory and an optional secondary storage memory. The cache memory includes multiple cache levels.Type: GrantFiled: February 7, 2019Date of Patent: April 23, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Te Lin, Yen-Chung Ho, Pin-Cheng Hsu, Han-Ting Tsai, Katherine Chiang
-
Patent number: 11968909Abstract: The output voltage of an MRAM is increased by means of an Fe(001)/MgO(001)/Fe(001) MTJ device, which is formed by microfabrication of a sample prepared as follows: A single-crystalline MgO (001) substrate is prepared. An epitaxial Fe(001) lower electrode (a first electrode) is grown on a MgO(001) seed layer at room temperature, followed by annealing under ultrahigh vacuum. A MgO(001) barrier layer is epitaxially formed on the Fe(001) lower electrode (the first electrode) at room temperature, using a MgO electron-beam evaporation. A Fe(001) upper electrode (a second electrode) is then formed on the MgO(001) barrier layer at room temperature. This is successively followed by the deposition of a Co layer on the Fe(001) upper electrode (the second electrode). The Co layer is provided so as to increase the coercive force of the upper electrode in order to realize an antiparallel magnetization alignment.Type: GrantFiled: July 7, 2023Date of Patent: April 23, 2024Assignee: Godo Kaisha IP Bridge 1Inventor: Shinji Yuasa
-
Patent number: 11963456Abstract: Embodiments of present invention provide a method of improving yield of making MRAM arrays. More specifically, the method includes receiving an MRAM array; identifying a weak MRAM cell from the MRAM array wherein the weak MRAM cell includes an access transistor; and modifying the access transistor. In one embodiment, modifying the access transistor includes performing a hot carrier injection into a gate dielectric layer of the access transistor.Type: GrantFiled: April 12, 2022Date of Patent: April 16, 2024Assignee: International Business Machines CorporationInventors: Dimitri Houssameddine, Kangguo Cheng, Julien Frougier, Ruilong Xie
-
Patent number: 11963463Abstract: Magnetic random access memory (MRAM) cells are provided. MRAM cell includes a plurality of stacked magnetic tunnel junction (MTJ) devices coupled in serial, and a transistor. The transistor has a gate coupled to a word line, a first terminal coupled to a bit line through the stacked MTJ devices, and a second terminal coupled to a source line. The stacked MTJ devices have different sizes. Each of the stacked MTJ devices includes a free layer, a pinned layer and a barrier layer between the free layer and the pinned layer. The free layers of two adjacent stacked MTJ devices are in direct contact with each other.Type: GrantFiled: May 2, 2022Date of Patent: April 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Perng-Fei Yuh, Yih Wang
-
Patent number: 11961545Abstract: Various embodiments of the present disclosure are directed towards a memory device. The memory device has a first transistor having a first source/drain and a second source/drain, where the first source/drain and the second source/drain are disposed in a semiconductor substrate. A dielectric structure is disposed over the semiconductor substrate. A first memory cell is disposed in the dielectric structure and over the semiconductor substrate, where the first memory cell has a first electrode and a second electrode, where the first electrode of the first memory cell is electrically coupled to the first source/drain of the first transistor. A second memory cell is disposed in the dielectric structure and over the semiconductor substrate, where the second memory cell has a first electrode and a second electrode, where the first electrode of the second memory cell is electrically coupled to the second source/drain of the first transistor.Type: GrantFiled: December 7, 2022Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fa-Shen Jiang, Hsia-Wei Chen, Hsun-Chung Kuang, Hai-Dang Trinh, Cheng-Yuan Tsai
-
Patent number: 11963462Abstract: A memory device has a magnetic tunnel junction (MTJ) element that includes a free layer structure, a free/pinned layer structure, and a tunnel barrier structure between the free layer structure and the free/pinned layer structure. A first electrode is coupled to the free layer structure, and a second electrode is coupled to the free/pinned layer structure. Processing circuitry is operatively coupled to the MTJ element. The processing circuitry is configured to apply a voltage to the MTJ element to modulate magnetic anisotropy using an electric field, to enable writing with reduced write currents; issue a charge current to the MTJ element to induce spin-dependent writing and magnetic spin accumulation in the free layer structure to set a bit state of the MTJ element, using spin-transfer torque into the free layer structure; and remove the voltage from the MTJ element that modulates the magnetic anisotropy, to perform a write operation.Type: GrantFiled: March 18, 2022Date of Patent: April 16, 2024Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Patent number: 11957063Abstract: A magnetoresistive element comprises a nonmagnetic nano-current-channel (NCC) structure provided on a surface of the magnetic recording layer, which is opposite to a surface of the magnetic recording layer where the tunnel barrier layer is provided, and comprising a spatial distribution of perpendicular conducting channels throughout the NCC structure thickness and surrounded by an insulating medium, making the magnetic recording layer a magnetically soft-hard composite structure. Correspondingly, the critical write current and write power are reduced with reversal modes of exchange-spring magnets of the magnetically soft-hard composite structure.Type: GrantFiled: August 28, 2021Date of Patent: April 9, 2024Inventors: Yimin Guo, Rongfu Xiao, Jun Chen
-
Patent number: 11955549Abstract: A semiconductor device includes a transistor and a ferroelectric tunnel junction. The ferroelectric tunnel junction is connected to a drain contact of the transistor. The ferroelectric tunnel junction includes a first electrode, a second electrode, a crystalline oxide layer, and a ferroelectric layer. The second electrode is disposed over the first electrode. The crystalline oxide layer and the ferroelectric layer are disposed in direct contact with each other in between the first electrode and the second electrode. The crystalline oxide layer comprises a crystalline oxide material. The ferroelectric layer comprises a ferroelectric material.Type: GrantFiled: July 1, 2022Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mauricio Manfrini, Han-Jong Chia
-
Patent number: 11948616Abstract: The present disclosure relates to a semiconductor structure and a manufacturing method thereof. The semiconductor structure includes: a substrate; a transistor, including a control terminal, a first terminal, and a second terminal; a first magnetic memory structure, a bottom electrode of which is electrically connected to the first terminal of the transistor; a second magnetic memory structure, a top electrode of which is electrically connected to the first terminal of the transistor, the bottom electrode of the first magnetic memory structure is located in a same layer with a bottom electrode of the second magnetic memory structure; a first bit line, electrically connected to a top electrode of the first magnetic memory structure; a second bit line, electrically connected to the bottom electrode of the second magnetic memory structure; and a selection line, electrically connected to a second terminal of the transistor.Type: GrantFiled: June 23, 2022Date of Patent: April 2, 2024Assignees: CHANGXIN MEMORY TECHNOLOGIES, INC., BEIJING SUPERSTRING ACADEMY OF MEMORY TECHNOLOGYInventors: Xiaoguang Wang, Dinggui Zeng, Huihui Li, Jiefang Deng, Kanyu Cao
-
Patent number: 11942128Abstract: Disclosed is a magnetic memory device including a pinned magnetic pattern and a free magnetic pattern that are sequentially stacked on a substrate, a tunnel barrier pattern between the pinned magnetic pattern and the free magnetic pattern, a top electrode on the free magnetic pattern, and a capping pattern between the free magnetic pattern and the top electrode. The capping pattern includes a lower capping pattern, an upper capping pattern between the lower capping pattern and the top electrode, a first non-magnetic pattern between the lower capping pattern and the upper capping pattern, and a second non-magnetic pattern between the first non-magnetic pattern and the upper capping pattern. Each of the lower capping pattern and the upper capping pattern includes a non-magnetic metal. The first non-magnetic pattern and the second non-magnetic pattern include different metals from each other.Type: GrantFiled: January 14, 2022Date of Patent: March 26, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Whankyun Kim, Jeong-Heon Park, Heeju Shin, Youngjun Cho, Joonmyoung Lee, Junho Jeong
-
Patent number: 11943935Abstract: A layout pattern of a magnetoresistive random access memory (MRAM) includes a substrate having a first cell region, a second cell region, a third cell region, and a fourth cell region and a diffusion region on the substrate extending through the first cell region, the second cell region, the third cell region, and the fourth cell region. Preferably, the diffusion region includes a H-shape according to a top view.Type: GrantFiled: September 26, 2022Date of Patent: March 26, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chun-Yen Tseng, Shu-Ru Wang, Yu-Tse Kuo, Chang-Hung Chen, Yi-Ting Wu, Shu-Wei Yeh, Ya-Lan Chiou, Chun-Hsien Huang
-
Patent number: 11942129Abstract: A magnetic tunnel junction is provided. The magnetic tunnel junction comprises an insulating tunnel barrier and a fixed ferromagnet layer adjacent the tunnel barrier. The fixed ferromagnet comprises a fixed magnetization along an easy axis approximately normal to an interface between the fixed ferromagnet and the tunnel barrier. A free ferromagnet layer is adjacent the tunnel barrier on the side opposite the fixed ferromagnet. The free ferromagnet layer comprises a bistable magnetization along the easy axis that can switch between a parallel state and an anti-parallel state with the fixed ferromagnet. A heavy metal layer is adjacent the free ferromagnet on the side opposite the tunnel barrier. A unidirectional electric current pulse through the heavy metal layer switches the bistable magnetization of the free ferromagnet, thereby switching an electrical resistance state of the magnetic tunnel junction.Type: GrantFiled: April 30, 2020Date of Patent: March 26, 2024Assignee: Board of Regents, The University of Texas SystemInventors: Joseph S. Friedman, Naimul Hassan
-
Patent number: 11937435Abstract: Embodiments disclosed herein include a semiconductor structure. The semiconductor structure may include a semiconductor structure. The semiconductor structure may include an embedded magnetic random access memory (MRAM) array electrically connected between a bottom metal level and a top metal level. The MRAM array may include a first tier with first MRAM cells and first vias above the first MRAM cells, and a second tier with second MRAM cells and second vias below the second MRAM cells.Type: GrantFiled: October 28, 2021Date of Patent: March 19, 2024Assignee: International Business Machines CorporationInventors: Ashim Dutta, Chih-Chao Yang
-
Patent number: 11929106Abstract: A first memory cell includes a first variable resistance element and a first switching element. A control circuit is configured to execute first detection of detecting a first value of a first physical quantity related to the first memory cell, execute first write for storing first data in the first memory cell, execute second detection of detecting a second value of the first physical quantity related to the first memory cell following the first write, and read second data related to the first memory cell based on the first value and the second value. At least one of the first value and the second value is a value during a change in the first physical quantity related to the first memory cell.Type: GrantFiled: March 10, 2022Date of Patent: March 12, 2024Assignee: Kioxia CorporationInventor: Fumiyoshi Matsuoka
-
Patent number: 11929128Abstract: A circuit includes an operational amplifier including an inverting input terminal capacitively coupled to each of an OTP cell array and an NVM cell array and first and second output terminals, an ADC coupled to the first and second output terminals, thereby configured to receive a differential output voltage from the operational amplifier, and a comparator coupled to the ADC and configured to output a data bit responsive to a digital output signal received from the ADC. The circuit is configured to cause the operational amplifier to generate the differential output voltage based on each of a current received from an OTP cell of the OTP cell array and a voltage received from an NVM cell of the NVM cell array.Type: GrantFiled: March 27, 2023Date of Patent: March 12, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Chih-Min Liu
-
Patent number: 11930719Abstract: Magnetic memory devices are provided. The devices comprise a first ferromagnetic layer, a second ferromagnetic layer, and a tunnel barrier layer composed of a doped semiconductor (instead of an insulator or a dielectric) between the first and second ferromagnetic layers and forming at least one ferromagnetic-doped semiconductor interface.Type: GrantFiled: January 31, 2020Date of Patent: March 12, 2024Assignee: Northwestern UniversityInventors: Pedram Khalili Amiri, Manijeh Razeghi
-
Patent number: 11930720Abstract: The present disclosure provides a storage unit, a data writing method and a data reading method thereof, a memory and an electronic device. The storage unit includes a semiconductor substrate, a first insulating medium layer, a ferroelectric thin film layer, a bottom electrode, a tunnel junction, a first metal interconnection portion, a second metal interconnection portion, a third metal interconnection portion and a fourth metal interconnection portion. The first insulating medium layer is formed on the semiconductor substrate, the ferroelectric thin film layer is disposed on the first insulating medium layer, the bottom electrode is formed on the ferroelectric thin film layer, and the tunnel junction is formed on the bottom electrode. The first metal interconnection portion is connected to a first end of the bottom electrode, and the third metal interconnection portion is connected to a second end of the bottom electrode.Type: GrantFiled: October 6, 2021Date of Patent: March 12, 2024Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Meiyin Yang, Jun Luo, Yan Cui, Jing Xu
-
Patent number: 11922986Abstract: The present invention relates to a kind of magnetic heterojunction structure and the method of controlling and achieving spin logic and multiple-state storage functions. The said single magnetic heterojunction structure comprises the substrate, in-plane anti-ferromagnetic layer, in-plane ferromagnetic layer, nonmagnetic layer, vertical ferromagnetic layer, and vertical anti-ferromagnetic layer respectively from the bottom up; the said in-plane ferromagnetic layer and the said vertical ferromagnetic layer are coupled together through the said nonmagnetic layer in the middle; in-plane exchange biases, namely exchange biases in the plane, exist between the said in-plane ferromagnetic layer and the said in-plane anti-ferromagnetic layer, and out-of-plane exchange biases, namely exchange biases out of the plane, exist between the said vertical ferromagnetic layer and the said vertical anti-ferromagnetic layer.Type: GrantFiled: December 20, 2021Date of Patent: March 5, 2024Assignee: SHAN DONG UNIVERSITYInventors: Shishen Yan, Yufeng Tian, Lihui Bai, Yibo Fan, Xiang Han
-
Patent number: 11922108Abstract: A memory cell array includes a first and a second column of memory cells, a first and a second bit line, a source line and a first set of vias. The first or second bit line includes a first conductive line located on a first metal layer, and a second conductive line located on a second metal layer. The first and second conductive lines overlap a source of a transistor of a memory cell of the first column or second column of memory cells. The source line is coupled to the first and second column of memory cells. The first set of vias is electrically coupled to the first and second conductive line. A pair of vias of the first set of vias is located above where the first conductive line overlaps each memory cell of the first or second column of memory cells.Type: GrantFiled: October 19, 2021Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chi-Hsiang Weng, Yu-Der Chih