Single Device Per Bit Patents (Class 365/186)
-
Patent number: 9703975Abstract: An individual area controller of an industrial equipment management system controls access to an individual area which is a storage area that is associated with an individual ID on a server, based on the individual ID. A group area controller controls access to a group area which is a storage area that is associated with a group ID on a server, based on the individual ID that belongs to the group ID. A copy restrictor restricts copying of equipment information about an industrial equipment that is stored in the group area to the individual area.Type: GrantFiled: October 29, 2014Date of Patent: July 11, 2017Assignee: KABUSHIKI KAISHA YASKAWA DENKIInventors: Ayaka Hashimoto, Tadashi Okubo, Hiroshi Hashimoto
-
Patent number: 9018692Abstract: An integrated circuit device is described that includes a 3D memory comprising a plurality of self-aligned stacks of word lines orthogonal to and interleaved with a plurality of self-aligned stacks of bit lines. Data storage structures such as dielectric charge storage structures, are provided at cross points between word lines and bit lines in the plurality of self-aligned stacks of word lines interleaved with the plurality of self-aligned stacks of bit lines.Type: GrantFiled: March 23, 2011Date of Patent: April 28, 2015Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 8897050Abstract: Embodiments relate generally to semiconductors and memory technology, and more particularly, to systems, integrated circuits, and methods to implement a memory architecture that includes local bit lines for accessing subsets of memory elements, such as memory elements based on third dimensional memory technology. In at least some embodiments, an integrated circuit includes a cross-point memory array formed above a logic layer. The cross-point memory array includes X-lines and Y-lines, of which at least one Y-line includes groups of Y-line portions. Each of the Y-line portions can be arranged in parallel with other Y-line portions within a group of the Y-line portions. Also included are memory elements disposed between a subset of the X-lines and the group of the Y-line portions. In some embodiments, a decoder is configured to select a Y-line portion from the group of Y-line portions to access a subset of the memory elements.Type: GrantFiled: August 17, 2012Date of Patent: November 25, 2014Assignee: Unity Semiconductor CorporationInventors: Chang Hua Siau, Christophe Chevallier, Darrell Rinerson, Seow Fong Lim, Sri Namala
-
Patent number: 8817517Abstract: This document discusses, among other things, a reference voltage generator circuit coupled to a plurality of fuse read circuits. The reference voltage generator circuit can be configured to mirror a reference current to produce a reference voltage and a gate bias voltage. The plurality of fuse read circuits can each be coupled to the reference voltage generator circuit and can also be coupled to a fuse of a plurality of fuses. Each fuse read circuit of the plurality of fuse read circuits can be configured to mirror the reference current using the gate bias voltage to produce a fuse read voltage across each fuse coupled to the plurality of fuse read circuits. Each fuse read circuit of the plurality of fuse read circuits can compare the fuse read voltage of each fuse and the reference voltage and can indicate a state of each fuse coupled to each fuse read circuit using the comparison.Type: GrantFiled: December 30, 2011Date of Patent: August 26, 2014Assignee: Fairchild Semiconductor CorporationInventor: Tyler Daigle
-
Patent number: 8773944Abstract: An N-dimension addressable memory is disclosed. The memory includes an N-dimension array of bit cells and logic configured to address each bit cell using N-Dimension Addressing (NDA), where N is at least two and the array of bit cells is addressable by N orthogonal address spaces. Each bit cell of the N-dimension addressable memory includes a bit storage element, N word lines, and N bit lines.Type: GrantFiled: February 8, 2012Date of Patent: July 8, 2014Assignee: QUALCOMM IncorporatedInventors: Chihtung Chen, Inyup Kang, Viraphol Chaiyakul
-
Patent number: 8711606Abstract: A circuit and method erase at power-up all data stored in a DRAM chip for increased data security. All the DRAM memory cells are erased by turning on the transistors for the DRAM storage cells simultaneously by increasing the body voltage of cells. In the example circuit, the body voltage is increased by a charge pump controlled by a power-on-reset (POR) signal applying a voltage to the p-well of the memory cells. The added voltage to the p-well lowers the threshold voltage of the cell, such that the NFET transistor of the memory cell will turn on. With all the devices turned on, the data stored in the memory cells is erased as the voltage of all the cells connected to a common bitline coalesce to a single value.Type: GrantFiled: February 6, 2013Date of Patent: April 29, 2014Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Patent number: 8675394Abstract: An object is to provide a semiconductor device which can hold stored data even when not powered and which achieves high integration by reduction of the number of wirings. The semiconductor device is formed using a material which can sufficiently reduce the off-state current of a transistor, e.g., an oxide semiconductor material which is a wide bandgap semiconductor. When a semiconductor material which allows a sufficient reduction in the off-state current of a transistor is used, data can be held for a long period. One line serves as the word line for writing and the word line for reading and one line serves as the bit line for writing and the bit line for reading, whereby the number of wirings is reduced. Further, by reducing the number of source lines, the storage capacity per unit area is increased.Type: GrantFiled: July 27, 2011Date of Patent: March 18, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Daisuke Matsubayashi
-
Patent number: 8664712Abstract: The invention relates to a flash memory cell having a FET transistor with a floating gate on a semiconductor-on-insulator (SOI) substrate composed of a thin film of semiconductor material separated from a base substrate by an insulating buried oxide (BOX) layer, The transistor has in the thin film, a channel, with two control gates, a front control gate located above the floating gate and separated from it by an inter-gate dielectric, and a back control gate located within the base substrate directly under the insulating (BOX) layer and separated from the channel by only the insulating (BOX) layer. The two control gates are designed to be used in combination to perform a cell programming operation. The invention also relates to a memory array made up of a plurality of memory cells according to the first aspect of the invention, which can be in an array of rows and columns, and a method of fabricating such memory cells and memory arrays.Type: GrantFiled: November 15, 2010Date of Patent: March 4, 2014Assignee: SoitecInventors: Carlos Mazure, Richard Ferrant
-
Patent number: 8618525Abstract: Embodiments of the invention generally relate to a resistive switching nonvolatile memory device having an interface layer structure disposed between at least one of the electrodes and a variable resistance layer formed in the nonvolatile memory device, and a method of forming the same. Typically, resistive switching memory elements may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices, such as digital cameras, mobile telephones, handheld computers, and music players. In one configuration of the resistive switching nonvolatile memory device, the interface layer structure comprises a passivation region, an interface coupling region, and/or a variable resistance layer interface region that are configured to adjust the nonvolatile memory device's performance, such as lowering the formed device's switching currents and reducing the device's forming voltage, and reducing the performance variation from one formed device to another.Type: GrantFiled: June 9, 2011Date of Patent: December 31, 2013Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Yun Wang, Tony Chiang, Imran Hashim
-
Patent number: 8467230Abstract: A circuit and method erase at power-up all data stored in a DRAM chip for increased data security. All the DRAM memory cells are erased by turning on the transistors for the DRAM storage cells simultaneously by increasing the body voltage of cells. In the example circuit, the body voltage is increased by a charge pump controlled by a power-on-reset (POR) signal applying a voltage to the p-well of the memory cells. The added voltage to the p-well lowers the threshold voltage of the cell, such that the NFET transistor of the memory cell will turn on. With all the devices turned on, the data stored in the memory cells is erased as the voltage of all the cells connected to a common bitline coalesce to a single value.Type: GrantFiled: October 6, 2010Date of Patent: June 18, 2013Assignee: International Business Machines CorporationInventors: Derick Gardner Behrends, Todd Alan Christensen, Travis Reynold Hebig, Michael Launsbach, Daniel Mark Nelson
-
Patent number: 8432723Abstract: A DRAM cell and method for storing information in a dynamic random access memory using an electrostatic actuator beam to make an electrical connection between a storage capacitor and a bit line.Type: GrantFiled: January 28, 2011Date of Patent: April 30, 2013Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Leland Chang, Michael A. Guillorn, Brian J. Li, Steven John Koester
-
Patent number: 8391059Abstract: Multi-gate metal-oxide-semiconductor (MOS) transistors and methods of operating such multi-gate MOS transistors are disclosed. In one embodiment, the multi-gate MOS transistor comprises a first gate associated with a first body factor and comprising a first gate electrode for applying a first gate voltage, and a second gate associated with a second body factor greater than or equal to the first body factor and comprising a second gate electrode for applying a second gate voltage. The multi-gate MOS transistor further comprises a body of semiconductor material between the first dielectric layer and the second dielectric layer, where the semiconductor body comprises a first channel region located close to the first dielectric layer and a second channel region located close to the second dielectric layer. The multi-gate MOS transistor still further comprises a source region and a drain region each having a conductivity type different from a conductivity type of the body.Type: GrantFiled: June 24, 2011Date of Patent: March 5, 2013Assignee: IMECInventors: Zhichao Lu, Nadine Collaert, Marc Aoulaiche, Malgorzata Jurczak
-
Patent number: 8350262Abstract: A nonvolatile memory device having self-presence diode characteristics, and/or a nonvolatile memory array including the nonvolatile memory device may be provided. The nonvolatile memory device may include a lower electrode, a first semiconductor oxide layer on the lower electrode, a second semiconductor oxide layer on the first semiconductor oxide layer, and/or an upper electrode on the second semiconductor oxide layer.Type: GrantFiled: January 3, 2011Date of Patent: January 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-Jae Lee, In-Kyeong Yoo, Eun-Hong Lee, Jong-Wan Kim, Dong-Chul Kim, Seung-Eon Ahn
-
Patent number: 8339831Abstract: A one-time-programmable memory device comprises a one-time-programmable memory cell array, a voltage pumping circuit, and a programming verification circuit. The one-time-programmable memory cell array comprises a plurality of memory cells. Each memory cell is arranged at an intersection of a bit line and a word line. The voltage pumping circuit comprises a plurality of local voltage boost circuits. Each local voltage boost circuit is shared by a corresponding memory cell of the plurality of memory cells. The programming verification circuit is coupled to the one-time-programmable memory cell array for verifying that conduction current of programmed memory cells of the plurality of memory cells is greater than a predetermined current level after programming. Each local boost circuit isolates leakage current of a corresponding programmed memory cell, and prevents programming voltage failure due to current overloading at a corresponding voltage pumping circuit.Type: GrantFiled: October 7, 2010Date of Patent: December 25, 2012Assignee: eMemory Technology Inc.Inventors: Hau-Yan Lu, Ching-Sung Yang, Shih-Chen Wang, Hsin-Ming Chen
-
Patent number: 8330135Abstract: Provided are a germanium (Ge) based metal-insulator transition (MIT) thin film which is formed of a Ge single-element material instead of a compound material of two or more elements and by which material growth may be easily performed and a problem of a second phase characteristic in accordance with a structural defect and an included impurity may be solved, an MIT device including the MIT thin film, and a method of fabricating the MIT device. The MIT device includes a substrate; a germanium (Ge) based MIT thin film which is formed of a Ge single-element material on the substrate and in which a discontinuous MIT occurs at a predetermined transition voltage; and at least two thin film electrodes contacting the Ge based MIT thin film, wherein the discontinuous MIT occurs in the Ge based MIT thin film due to a voltage or a current which is applied through the thin film electrodes.Type: GrantFiled: June 20, 2008Date of Patent: December 11, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Sung-Youl Choi, Bong-Jun Kim, Yong-Wook Lee, Jae-Yeob Shim, Hyun-Tak Kim
-
Patent number: 8270193Abstract: Embodiments relate generally to semiconductors and memory technology, and more particularly, to systems, integrated circuits, and methods to implement a memory architecture that includes local bit lines for accessing subsets of memory elements, such as memory elements based on third dimensional memory technology. In at least some embodiments, an integrated circuit includes a cross-point memory array formed above a logic layer. The cross-point memory array includes X-lines and Y-lines, of which at least one Y-line includes groups of Y-line portions. Each of the Y-line portions can be arranged in parallel with other Y-line portions within a group of the Y-line portions. Also included are memory elements disposed between a subset of the X-lines and the group of the Y-line portions. In some embodiments, a decoder is configured to select a Y-line portion from the group of Y-line portions to access a subset of the memory elements.Type: GrantFiled: January 29, 2010Date of Patent: September 18, 2012Assignee: Unity Semiconductor CorporationInventors: Chang Hua Siau, Christophe Chevallier, Darrell Rinerson, Seow Fong Lim, Sri Rama Namala
-
Patent number: 8248878Abstract: Circuits for generating refresh period signals and semiconductor integrated circuits using the same are presented. The refresh period signal generation circuit can include an oscillator, a pulse generation unit, and a signal controller. The oscillator is configured to generate an oscillation signal in response to a refresh duration correction signal. The pulse generation unit is configured to generate a refresh period signal in response to the oscillation signal. The signal controller configured to generate the refresh duration correction signal, which corrects an active time of a refresh duration signal, in response to the oscillation signal.Type: GrantFiled: December 9, 2009Date of Patent: August 21, 2012Assignee: Hynix Semiconductor Inc.Inventor: Won Jun Choi
-
Patent number: 8208280Abstract: A nonvolatile memory device including one-time programmable (OTP) unit cell is provided. The nonvolatile memory device includes: a unit cell; a detecting unit configured to detect data from the unit cell; and a read voltage varying unit configured to vary an input voltage and supply a varied read voltage to the unit cell.Type: GrantFiled: April 6, 2009Date of Patent: June 26, 2012Assignee: Magnachip Semiconductor, Ltd.Inventors: Chang-Hee Shin, Ki-Seok Cho
-
Patent number: 8199552Abstract: A One-Time Programmable (OTP) unit cell and a nonvolatile memory device having the same are disclosed. A unit cell of a nonvolatile memory device includes: an anti-fuse connected between an output terminal and a ground voltage terminal; a first switching unit connected to the output terminal to transfer a write voltage to the output terminal; and a second switching unit connected to the output terminal to transfer a read voltage to the output terminal.Type: GrantFiled: February 10, 2009Date of Patent: June 12, 2012Assignee: Magnachip Semiconductor, Ltd.Inventors: Chang-Hee Shin, Ki-Seok Cho, Seong-Do Jeon
-
Publication number: 20120099362Abstract: A memory array with Metal-Insulator Transition (MIT) switching devices includes a set of row lines intersecting a set of column lines and a memory element disposed at an intersection between one of the row lines and one of the column lines. The memory element includes a switching layer in series with an MIT material. A method of accessing a target memory element within a memory array includes applying half of an access voltage to a row line connected to the target memory element, the target memory element comprising a switching layer in series with an MIT material, and applying an inverted half of the access voltage to a column line connected to the target memory element.Type: ApplicationFiled: October 25, 2010Publication date: April 26, 2012Inventors: Gilberto Medeiros Ribeiro, Matthew D. Pickett, Jianhua Yang
-
Patent number: 8125815Abstract: An apparatus and method for providing a read-only memory (ROM) bit cell having one each of a PMOS transistor and an NMOS transistor, which has reduced static and dynamic electric power losses, are described. In particular, the bit cell does not require a pre-charge transistor. The sense amplifier for determining the voltages on ROM bit lines may be a digital inverter, address decoding may be simplified since there are no timing requirements with respect to transistor pre-charge, and chips containing a plurality of ROM bit cell may be readily programmed. In one embodiment of the invention, each bit cell includes one PMOS transistor having its source in electrical connection with a voltage source, its drain connected or unconnected to a bit line, and its gate connected to an inverted version of the word line signal; and one NMOS transistor having its source connected to a lower voltage source, its drain connected or disconnected to the bit line, and its gate connected to the word line.Type: GrantFiled: December 18, 2008Date of Patent: February 28, 2012Assignee: LSI CorporationInventors: Jeffrey S. Brown, Mark F. Turner
-
Patent number: 8120989Abstract: An N-dimension addressable memory. The memory includes an N-dimension array of bit cells and logic configured to address each bit cell using N-Dimension Addressing (NDA), where N is at least two and the array of bit cells is addressable by N orthogonal address spaces. Each bit cell of the N-dimension addressable memory includes a bit storage element, N word lines, and N bit lines.Type: GrantFiled: June 25, 2007Date of Patent: February 21, 2012Assignee: QUALCOMM IncorporatedInventors: Chihtung Chen, Inyup Kang, Viraphol Chaiyakul
-
Patent number: 8081533Abstract: A semiconductor memory device is provided between a refresh request circuit and a command decoder, and includes a refresh synchronous circuit for deactivating a refresh request if an external access request is output from the command decoder. The semiconductor memory device further includes a clock phase adjusting unit that generates a delay to a clock, where the delay is same or longer than the time taken from when the external access request is issued until when a critical path is passed, and the delay is also shorter than one cycle. Then a flip-flop retrieves the request from the command decoder at the clock timing from the clock phase adjusting unit to supply it to the memory cell array.Type: GrantFiled: January 5, 2010Date of Patent: December 20, 2011Assignee: Renesas Electronics CorporationInventor: Masatoshi Sonoda
-
Patent number: 8054680Abstract: Memory cells in which an erase and write operation is performed by injecting electrons from a substrate and extracting the electrons into a gate electrode constitute a semiconductor nonvolatile memory device. That is a gate extraction semiconductor nonvolatile memory device. In that device, if an erase bias is applied in a first process of an erase and write operation, memory cells in an overerase condition occur and the charge retention characteristics of such memory cells are degraded. The present invention provides a semiconductor nonvolatile memory device using means for writing all the memory cells in an erase unit before applying the erase bias, and then applying the erase bias.Type: GrantFiled: May 25, 2004Date of Patent: November 8, 2011Assignee: Renesas Electronics CorporationInventors: Nozomu Matsuzaki, Tetsuya Ishimaru, Makoto Mizuno, Takashi Hashimoto
-
Patent number: 7995369Abstract: This disclosure concerns a semiconductor memory device including bit lines; word lines; semiconductor layers arranged to correspond to crosspoints of the bit lines and the word lines; bit line contacts connecting between a first surface region and the bit lines, the first surface region being a part of a surface region of the semiconductor layers directed to the word lines and the bit lines; and a word-line insulating film formed on a second surface region adjacent to the first surface region, the second surface region being a part of out of the surface region, the word-line insulating film electrically insulating the semiconductor layer and the word line, wherein the semiconductor layer, the word line and the word-line insulating film form a capacitor, and when a potential difference is given between the word line and the bit line, the word-line insulating film is broken in order to store data.Type: GrantFiled: December 11, 2008Date of Patent: August 9, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Minami, Ryo Fukuda, Takeshi Hamamoto
-
Patent number: 7943926Abstract: A nonvolatile memory device having self-presence diode characteristics, and/or a nonvolatile memory array including the nonvolatile memory device may be provided. The nonvolatile memory device may include a lower electrode, a first semiconductor oxide layer on the lower electrode, a second semiconductor oxide layer on the first semiconductor oxide layer, and/or an upper electrode on the second semiconductor oxide layer.Type: GrantFiled: February 28, 2007Date of Patent: May 17, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-Jae Lee, In-Kyeong Yoo, Eun-Hong Lee, Jong-Wan Kim, Dong-Chul Kim, Seung-Eon Ahn
-
Patent number: 7898839Abstract: In the semiconductor memory device having a resistance memory element, a first transistor having a drain terminal connected to one end of the resistance memory element and a source terminal connected to a ground voltage, and a second transistor having source terminal connected to the resistance memory element, when a write voltage is applied to the resistance memory element via the second transistor to switch the resistance memory element from a low resistance state to a high resistance state, a voltage is controlled to be a value which is not less than a reset voltage and less than a set voltage by applying to a gate terminal of the second transistor a voltage which is not less than a total of the reset voltage and a threshold voltage of the second transistor and is less than a total of the set voltage and the threshold voltage.Type: GrantFiled: March 5, 2009Date of Patent: March 1, 2011Assignee: Fujitsu LimitedInventor: Masaki Aoki
-
Patent number: 7894279Abstract: A semiconductor storage device precharging a bit line pair to a ground potential includes a sense amplifier connected between the bit line pair, a storage cell connected to one of the bit line pair and storing data, a first transistor controlling a conduction state between the other of the bit line pair and a reference cell node, a second transistor connected between a reference voltage source generating a reference voltage and the reference cell node, the second transistor exclusively controlled from the first transistor, and a capacitor setting a potential of the reference cell node.Type: GrantFiled: October 16, 2008Date of Patent: February 22, 2011Assignee: Renesas Electronics CorporationInventors: Takafumi Masuda, Kenichi Serizawa, Hiroyuki Takahashi
-
Patent number: 7764541Abstract: One time programmable memory devices are disclosed that are programmed using hot carrier induced degradation to alter one or more transistors characteristics. A one time programmable memory device is comprised of an array of transistors. Transistors in the array are selectively programmed using hot carrier induced changes in one or more transistor characteristics, such as changes to the saturation current, threshold voltage or both, of the transistors. The changes to the transistor characteristics are achieved in a similar manner to known hot carrier transistor aging principles. The disclosed one time programmable memory devices are small and programmable at low voltages and small current.Type: GrantFiled: January 23, 2004Date of Patent: July 27, 2010Assignee: Agere Systems Inc.Inventors: Ross Alan Kohler, Richard Joseph McPartland, Ranbir Singh
-
Patent number: 7719878Abstract: The write disturb that occurs in polymer memories may be reduced by writing back data after a read in a fashion which offsets any effect on the polarity of bits in bit lines associated with the addressed bit. For example, each time the data is written back, its polarity may be alternately changed. In another embodiment, the polarity may be randomly changed.Type: GrantFiled: August 29, 2007Date of Patent: May 18, 2010Assignee: Intel CorporationInventors: Richard L. Coulson, Jonathan C. Lueker, Robert W. Faber
-
Patent number: 7716497Abstract: An external storage device may transmit encrypted configuration data to a PLD during a configuration operation without transmitting the encryption key to the PLD and without retaining decryption information in the PLD. During a set-up operation, the encryption key is provided to the PLD, which generates an ID code upon power-up. The PLD generates a correction word in response to the encryption key and the ID code. The correction word is output from the PLD, which is powered-down, and is stored with the encrypted configuration data in the storage device. Then, during a configuration operation, the PLD is powered-on and re-generates the ID code. The correction word and the encrypted configuration data are transmitted to the PLD, which generates a decryption key in response to the re-generated ID code and the correction word.Type: GrantFiled: June 14, 2005Date of Patent: May 11, 2010Assignee: XILINX, Inc.Inventor: Stephen M. Trimberger
-
Patent number: 7696557Abstract: Floating-gate field-effect transistors or memory cells formed in isolated wells are useful in the fabrication of non-volatile memory arrays and devices. A column of such floating-gate memory cells are associated with a well containing the source/drain regions for each memory cell in the column. These wells are isolated from source/drain regions of other columns of the array. Fowler-Nordheim tunneling can be used to program and erase such floating-gate memory cells either on an individual basis or on a bulk or block basis.Type: GrantFiled: February 15, 2007Date of Patent: April 13, 2010Assignee: Micron Technology, Inc.Inventors: Chun Chen, Andrei Mihnea, Kirk Prall
-
Patent number: 7663923Abstract: This invention provides a semiconductor memory device in which standby current is suppressed to a small level. A ROM device includes memory cells for reading data corresponding to impedance between a terminal connected to bit lines and a source terminal and source power lines connected to the source terminal. In this ROM device, bias voltage is applied between the terminals of selected memory cells.Type: GrantFiled: May 23, 2006Date of Patent: February 16, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Syuji Mabuchi
-
Patent number: 7579611Abstract: A memory cell for use in integrated circuits comprises a chalcogenide feature and a transition metal oxide feature. Both the chalcogenide feature and transition metal oxide feature each have at least two stable electrical resistance states. At least two bits of data can be concurrently stored in the memory cell by placing the chalcogenide feature into one of its stable electrical resistance states and by placing the transition metal oxide feature into one of its stable electrical resistance states.Type: GrantFiled: February 14, 2006Date of Patent: August 25, 2009Assignee: International Business Machines CorporationInventors: Chung Hon Lam, Gerhard Ingmar Meijer, Alejandro Gabriel Schrott
-
Patent number: 7516027Abstract: A production testing system for testing an integrated circuit comprises a control module that generates a setpoint and a setpoint range. A configurable integrated circuit receives the setpoint and the setpoint range, that has M predetermined configurations, and generates N successive output signals by sequentially selecting N ones of M discrete values of an output characteristic of the configurable integrated circuit based on the setpoint and the setpoint range, where M and N are integers greater than one and where M is greater than N. An integrated circuit is tested in accordance with the N output signals of the configurable integrated circuit.Type: GrantFiled: October 12, 2006Date of Patent: April 7, 2009Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 7437252Abstract: A voltage regulator having a device characteristic comprises a first terminal connectable to a first external impedance. A measurement circuit communicates with the first terminal to measure the first external impedance. A control circuit controls the device characteristic as a function of the measured first external impedance.Type: GrantFiled: April 24, 2007Date of Patent: October 14, 2008Assignee: Marvell International Ltd.Inventor: Sehat Sutardja
-
Patent number: 7242610Abstract: Each memory cell of an EPROM contains two MOSFETs and a data of each memory cell is read out by detecting a current difference between the two MOSFETs by using a differential amplifier. In such constitution as described above, even when the data is erased by irradiating an ultraviolet ray, a stable output of the differential amplifier can be obtained and, therefore, confirmation of an initialized state can be facilitated. Specifically, a channel width WA of one of the two MOSFETs constituting the memory cell is formed narrower than a channel width WB of the other. By such arrangement as described above, in an initialized state in which the ultraviolet ray is irradiated, a data signal current value IHA of the MOSFET having the channel width WA becomes smaller than a data signal current value IHB flowing in the MOSFET having the channel width WB. Accordingly, the output of the differential amplifier is fixed in accordance with a current magnitude relation of IHA<IHB, to thereby define a data “0”.Type: GrantFiled: February 10, 2005Date of Patent: July 10, 2007Assignee: Sanyo Electric Co., Ltd.Inventor: Yukihisa Kumagai
-
Patent number: 7072205Abstract: A row of floating-body single transistor memory cells is written to in two phases.Type: GrantFiled: November 19, 2003Date of Patent: July 4, 2006Assignee: Intel CorporationInventors: Stephen H. Tang, Ali Keshavarzi, Dinesh Somasekhar, Fabrice Paillet, Muhammad M. Khellah, Yibin Ye, Shih-Lien L. Lu, Vivek K. De
-
Patent number: 6857099Abstract: A semiconductor device has multilevel memory cells, each cell storing at least three levels of data each. At least a first data composed of first data bits and a second data composed of second data bits are arranged in order that at least a bit of an N-order of the first bits and a bit of the N-order of the second bits are stored in one of the cells, the N being an integral number. A voltage corresponding to the N-order bits is generated and applied to the one of the cells in response to an address information corresponding thereto. Another semiconductor device has multilevel memory cells arranged so as to correspond to a physical address space, each cell storing 2n levels of data each expressed by n (n?2) number of bits (X1, X2, . . . , Xn). A logical address is converted into a physical address of the physical address space. Judging is made whether a logical address space including the logical address matches the physical address space.Type: GrantFiled: November 12, 1999Date of Patent: February 15, 2005Assignee: Nippon Steel CorporationInventor: Katsuki Hazama
-
Patent number: 6849947Abstract: The semiconductor device of the invention includes transistors for a driver and dummy patterns formed to be adjacent to the end portion of each output bit group constituting a cathode driver, anode drivers and anode drivers.Type: GrantFiled: February 21, 2002Date of Patent: February 1, 2005Assignee: Sanyo Electric Co., Ltd.Inventors: Yoshinori Hino, Naoei Takeishi
-
Patent number: 6742169Abstract: In the driver for driving display having an anode driver, a cathode driver, and memory portions of a semiconductor device of the invention, anode driver regions connected to the memory portions are laid out equally in the chip, and SRAMs and are arranged equally in the vicinity of each of anode driver regions so that drawing of wiring becomes easy and size of the chip is miniaturized.Type: GrantFiled: February 21, 2002Date of Patent: May 25, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Yoshitaka Haraguchi, Naoei Takeishi, Yoshinori Hino
-
Patent number: 6587367Abstract: A ferroelectric memory structure is described for the 1T1C arrangement in ferroelectric capacitor cell array for FeRAM memory device applications. The device structure provides an accurate reference voltage and a simple sensing scheme for the sense amplifier used for reading the state of a target memory cell of the FeRAM array. A reference circuit generates a reference voltage which is a function of a charge shared between a plurality of FeRAM dummy cells. Each dummy cell of the plurality of FeRAM dummy cells is selectively coupleable to a plurality of bitlines. A shorting transistor in the reference circuit couples two bitlines or two bitline-bars neighboring the selected target memory cell. One dummy cell is coupled to a select one of the two shorted bitlines or bitline-bars, and another dummy cell is coupled to a another of the two shorted bitlines or bitline-bars, wherein at least one dummy cell is biased to a “0” state, and at least one other dummy cell is biased to a “1” state.Type: GrantFiled: March 19, 2002Date of Patent: July 1, 2003Assignee: Texas Instruments IncorporatedInventors: Akitoshi Nishimura, Yukio Fukuda, Katsuhiro Aoki
-
Patent number: 6586787Abstract: A single electron device. Fabricated from nanoparticle derivatives, particularly from Au and fullerene nanoparticle derivatives, the device reduces thermal fluctuation in the nanoparticle array and has 15 nm of spacing between two electrodes.Type: GrantFiled: August 29, 2002Date of Patent: July 1, 2003Assignee: Industrial Technology Research InstituteInventors: Sheng-Ming Shih, Wei-Fang Su, Yuh-Jiuan Lin, Cen-Shawn Wu, Chii-Dong Chen
-
Patent number: 6487112Abstract: A memory device in which each cell includes two portions of isolated-granular material: one portion forms the channel of a single-electron transistor, and the other provides a hysteretic I-V relationship in the gate circuit of the transistor.Type: GrantFiled: November 19, 1999Date of Patent: November 26, 2002Inventor: Christoph Wasshuber
-
Patent number: 5742086Abstract: Several inventions are disclosed. A cell architecture using hexagonal shaped cells is disclosed. The architecture is not limited to hexagonal shaped cells. Cells may be defined by clusters of two or more hexagons, by triangles, by parallelograms, and by other polygons enabling a variety of cell shapes to be accommodated. Polydirectional non-orthogonal three layer metal routing is disclosed. The architecture may be combined with the tri-directional routing for a particularly advantageous design. In the tri-directional routing arraingement, electrical conductors for interconnecting terminals of microelectronic cells of an integrated circuit preferrably extend in three directions that are angularly displaced from each other by 60.degree.. The conductors that extend in the three directions are preferrably formed in three different layers. A method of minimizing wire length in a semiconductor device is disclosed. A method of minimizing intermetal capacitance in a semiconductor device is disclosed.Type: GrantFiled: August 21, 1995Date of Patent: April 21, 1998Assignee: LSI Logic CorporationInventors: Michael D. Rostoker, James S. Koford, Ranko Scepanovic, Edwin R. Jones, Gobi R. Padmanahben, Ashok K. Kapoor, Valeriy B. Kudryavtsev, Alexander E. Andreev, Stanislav V. Aleshin, Alexander S. Podkolzin
-
Patent number: 5732037Abstract: A dynamic RAM integrated circuit of the one-element memory cell type is provided with a plurality of data lines, a sense amplifier, a plurality of word lines disposed in a manner to intersect with the data lines, and memory cells disposed at the points of intersection between the data lines and the word lines. The RAM includes a P-type semiconductor substrate and an N-type well region formed in the substrate. The memory cells are disposed within the well, and the sense amplifier, which is connected to the date lines, is constructed of a pair of N-channel MOSFETs formed in the semiconductor substrate and a pair of P-channel MOSFETs formed in the well region.Type: GrantFiled: May 23, 1995Date of Patent: March 24, 1998Assignee: Hitachi, Ltd.Inventors: Katsuhiro Shimohigashi, Hiroo Masuda, Kunihiko Ikuzaki, Hiroshi Kawamoto
-
Patent number: 5689457Abstract: A dynamic RAM integrated circuit of the one-element memory cell type is provided with a plurality of data lines, a sense amplifier, a plurality of word lines disposed in a manner to intersect with the data lines, and memory cells disposed at the points of intersection between the data lines and the word lines. The RAM includes a P-type semiconductor substrate and an N-type well region formed in the substrate. The memory cells are disposed within the well, and the sense amplifier, which is connected to the date lines, is constructed of a pair of N-channel MOSFETs formed in the semiconductor substrate and a pair of P-channel MOSFETs formed in the well region.Type: GrantFiled: March 6, 1996Date of Patent: November 18, 1997Assignee: Hitachi, Ltd.Inventors: Katsuhiro Shimohigashi, Hiroo Masuda, Kunihiko Ikuzaki, Hiroshi Kawamoto
-
Patent number: 5640350Abstract: A single transistor capacitor stacked memory cell utilizing precharge voltage and spacial format to miximize storage per unit of area.Type: GrantFiled: August 21, 1996Date of Patent: June 17, 1997Inventor: Adam Sempa Iga
-
Patent number: 5473178Abstract: A DRAM includes an N-type well formed on a main surface of a P-type semiconductor substrate, an N-type impurity region formed on the main surface of the P-type semiconductor substrate, a P-type impurity region formed in the N-type well to be a storage node of a memory capacitor, and a polycrystalline silicon layer for connecting the P-type impurity region and the N-type impurity region. The N-type impurity layer, the P-type impurity layer, and the polycrystalline silicon layer constitute the storage node of the memory capacitor, and electrons of minority carriers flowing from the substrate to the N-type impurity layer are recombined with holes flowing from the N-type well to the P-type impurity layer.Type: GrantFiled: April 5, 1994Date of Patent: December 5, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yasuhiro Konishi
-
Patent number: 5241507Abstract: A memory array formed from single transistor flash cells employs prevention circuitry for minimizing the effect of any floating gates in an over-erased state when accessing data stored in the memory array device. The prevention circuit includes a column line coupling a current limiting device in each row together in a common column. The memory array device also employs a row current limiting device which couples that row of flash cells to the erase potential. The second row switching means is activated to prevent a false signal generated by an over-erased flash cell in the same column as a selected flash cell being accessed for data from masking the data retrieval from the desired flash cell.Type: GrantFiled: May 3, 1991Date of Patent: August 31, 1993Assignee: Hyundai Electronics AmericaInventor: Vincent Fong